







SN65HVD50, SN65HVD51, SN65HVD52 SN65HVD53, SN65HVD54, SN65HVD55

SLLS666F - SEPTEMBER 2005 - REVISED MARCH 2023

SN65HVD5x High Output Full-Duplex RS-485 Drivers and Receivers

1 Features

- 1/8 Unit-load option available (up to 256 nodes on the bus)
- Bus-pin ESD protection exceeds 15 kV HBM
- Optional driver output transition times for signaling rates⁽¹⁾ of 1 Mbps, 5 Mbps and 25 Mbps
- Low-current standby mode < 1 µA
- Glitch-free power-up and power-down bus I/Os
- Bus idle, open, and short circuit failsafe
- Designed for RS-422 and RS485 networks
- 3.3-V Devices available, SN65HVD30-35 1

2 Applications

- Utility meters
- Chassis-to-chassis interconnects
- DTE/DCE Interfaces
- Industrial, process, and building automation
- Point-of-sale (POS) terminals and networks

3 Description

The SN65HVD5X devices are 3-state differential line drivers and differential-input line receivers that operate with a 5-V power supply. Each driver and receiver has separate input and output pins for full-duplex bus communication designs. They are designed for balanced transmission lines and interoperation with ANSI TIA/EIA-485A, TIA/EIA-422-B, ITU-T v.11 and ISO 8482:1993 standard-compliant devices.


The SN65HVD50, SN65HVD51, and SN65HVD52 are fully enabled with no external enabling pins.

The SN65HVD53, SN65HVD54, and SN65HVD55 have active-high driver enables and active-low receiver enables. A low, less than 1 µA, standby current is achieved by disabling both the driver and receiver.

All devices are characterized for operation from -40°C to 85°C.

The high output feature of the SN65HVD5x provides more noise margin than the typical RS-485 drivers. The extra noise margin makes applications in long cable and harsh noise environments possible.

Differential Output Voltage |Vop|



¹ The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

Table of Contents

| | 1 8 Parameter Measurement Information16 |
|---|---|
| 2 Applications | |
| 3 Description | .1 9.1 LI-Power Standby Mode19 |
| 4 Revision History | |
| 5 Available Options | . 4 9.3 Equivalent Input and Output Schematic Diagrams 21 |
| 6 Pin Configurations | |
| 7 Specifications | .6 10.1 Thermal Characteristics of IC Packages22 |
| 7.1 Absolute Maximum Ratings | .6 11 Device and Documentation Support24 |
| 7.2 Recommended Operating Conditions | |
| 7.3 Electrostatic Discharge Protection | |
| 7.4 Driver Electrical Characteristics | |
| 7.5 Driver Switching Characteristics | |
| 7.6 Receiver Electrical Characteristics | |
| 7.7 Receiver Switching Characteristics | |
| 7.8 Thermal Characteristics | |
| 7.9 Typical Characteristics | |
| 4 Revision History NOTE: Page numbers for previous revisions may diff | |
| Changes from Revision E (October 2009) to Revision | |
| | 11 |
| Changed the Typical Characteristics | 12 |
| | |
| | |
| Changes from Revision D (June 2008) to Revision | |
| Changed text of feature bullet From: 3.3-V Device | n E (October 2009) Page es Available, SN65HVD30-39 To: 3.3-V Devices Available, |
| Changed text of feature bullet From: 3.3-V Device SN65HVD30-35 | es Available, SN65HVD30-39 To: 3.3-V Devices Available, |
| Changed text of feature bullet From: 3.3-V Device SN65HVD30-35 Deleted all references to SN65HVD56, SN65HVD | es Available, SN65HVD30-39 To: 3.3-V Devices Available, |
| Changed text of feature bullet From: 3.3-V Device SN65HVD30-35 Deleted all references to SN65HVD56, SN65HVD Deleted RECEIVER EQUALIZATION CHARACTER | es Available, SN65HVD30-39 To: 3.3-V Devices Available, |
| Changed text of feature bullet From: 3.3-V Device SN65HVD30-35 Deleted all references to SN65HVD56, SN65HVD Deleted RECEIVER EQUALIZATION CHARACTE Changed scale of Figure 7-6 | es Available, SN65HVD30-39 To: 3.3-V Devices Available, |
| Changed text of feature bullet From: 3.3-V Device SN65HVD30-35. Deleted all references to SN65HVD56, SN65HVD Deleted RECEIVER EQUALIZATION CHARACTE Changed scale of Figure 7-6 Changed scale of Figure 7-7 | es Available, SN65HVD30-39 To: 3.3-V Devices Available, |
| Changed text of feature bullet From: 3.3-V Device SN65HVD30-35. Deleted all references to SN65HVD56, SN65HVD Deleted RECEIVER EQUALIZATION CHARACTE Changed scale of Figure 7-6 Changed scale of Figure 7-7 Added Figure 7-11 | es Available, SN65HVD30-39 To: 3.3-V Devices Available, |
| Changed text of feature bullet From: 3.3-V Device SN65HVD30-35. Deleted all references to SN65HVD56, SN65HVD Deleted RECEIVER EQUALIZATION CHARACTE Changed scale of Figure 7-6 Changed scale of Figure 7-7 Added Figure 7-11 | es Available, SN65HVD30-39 To: 3.3-V Devices Available, |
| Changed text of feature bullet From: 3.3-V Device SN65HVD30-35 Deleted all references to SN65HVD56, SN65HVD Deleted RECEIVER EQUALIZATION CHARACTE Changed scale of Figure 7-6 Changed scale of Figure 7-7 Added Figure 7-11 Changed Figure 10-1 Changes from Revision C (July 2006) to Revision | es Available, SN65HVD30-39 To: 3.3-V Devices Available, |
| Changed text of feature bullet From: 3.3-V Device SN65HVD30-35 Deleted all references to SN65HVD56, SN65HVD Deleted RECEIVER EQUALIZATION CHARACTE Changed scale of Figure 7-6 Changed scale of Figure 7-7 Added Figure 7-11 Changed Figure 10-1 Changes from Revision C (July 2006) to Revision Changed text of feature bullet From: Meets or Exception | es Available, SN65HVD30-39 To: 3.3-V Devices Available, |
| Changed text of feature bullet From: 3.3-V Device SN65HVD30-35 Deleted all references to SN65HVD56, SN65HVD Deleted RECEIVER EQUALIZATION CHARACTE Changed scale of Figure 7-6 Changed scale of Figure 7-7 Added Figure 7-11 Changed Figure 10-1 Changes from Revision C (July 2006) to Revision Changed text of feature bullet From: Meets or ExcRS-422 Compatible To: Designed for RS-422 and | Page Per Available, SN65HVD30-39 To: 3.3-V Devices Available, 1057, SN65HVD58, SN65HVD59 throughout the data sheet. 1 ERISTICS from the data sheet |
| Changed text of feature bullet From: 3.3-V Device SN65HVD30-35 | es Available, SN65HVD30-39 To: 3.3-V Devices Available, |
| Changed text of feature bullet From: 3.3-V Device SN65HVD30-35 Deleted all references to SN65HVD56, SN65HVD Deleted RECEIVER EQUALIZATION CHARACTE Changed scale of Figure 7-6 Changed scale of Figure 7-7 Added Figure 7-11 Changed Figure 10-1 Changed text of feature bullet From: Meets or Exc RS-422 Compatible To: Designed for RS-422 and Changes from Revision B (May 2006) to Revision Added Figure 7-10 | es Available, SN65HVD30-39 To: 3.3-V Devices Available, |
| Changed text of feature bullet From: 3.3-V Device SN65HVD30-35 Deleted all references to SN65HVD56, SN65HVD Deleted RECEIVER EQUALIZATION CHARACTE Changed scale of Figure 7-6 Changed scale of Figure 7-7 Added Figure 7-11 Changed Figure 10-1 Changed text of feature bullet From: Meets or Exc RS-422 Compatible To: Designed for RS-422 and Changes from Revision B (May 2006) to Revision Added Figure 7-10 | es Available, SN65HVD30-39 To: 3.3-V Devices Available, |
| Changed text of feature bullet From: 3.3-V Device SN65HVD30-35 Deleted all references to SN65HVD56, SN65HVD Deleted RECEIVER EQUALIZATION CHARACTE Changed scale of Figure 7-6 Changed scale of Figure 7-7 Added Figure 7-11 Changed Figure 10-1 Changed text of feature bullet From: Meets or Exc RS-422 Compatible To: Designed for RS-422 and Changes from Revision B (May 2006) to Revision Added Figure 7-10 | Page S Available, SN65HVD30-39 To: 3.3-V Devices Available, |
| Changed text of feature bullet From: 3.3-V Device SN65HVD30-35 Deleted all references to SN65HVD56, SN65HVD Deleted RECEIVER EQUALIZATION CHARACTE Changed scale of Figure 7-6 Changed scale of Figure 7-7 Added Figure 7-11 Changed Figure 10-1 Changed text of feature bullet From: Meets or Except RS-422 Compatible To: Designed for RS-422 and Changes from Revision B (May 2006) to Revision Added Figure 7-10 Added Figure 7-10 Added Figure 7-12 Changes from Revision A (February 2006) to Revision Revision Added Figure 7-12 | Page S Available, SN65HVD30-39 To: 3.3-V Devices Available, |



www.ti.com

| Changed the Description and illustration Changed device SN65HVD50, 51, and 52 SOIC Markings From Preview To 65HVD50, 65HVD51, and 65HVD52 Changed V_{OD(RING)} Max value From 0.05 V_{OD(SS)} To: 10% with the associated note Changed t_r MIN value From: 25 ns To: 20 ns Changed Supply Current - HVD50 MAX value From 8 mA To: 2.7 mA Changed section LOW-POWER SHUTDOWN MODE To: LOW-POWER STANDBY MODE | C | hanges from Revision * (September 2005) to Revision A (February 2006) | Page |
|---|---|--|--------|
| Changed device SN65HVD50, 51, and 52 SOIC Markings From Preview To 65HVD50, 65HVD51, and 65HVD52 Changed V_{OD(RING)} Max value From 0.05 V_{OD(SS)} To: 10% with the associated note | • | Changed the Description and illustration | 1 |
| Changed t_r MlN value From: 25 ns To: 20 ns Changed t_f MlN value From: 25 ns To: 20 ns Changed Supply Current - HVD50 MAX value From 8 mA To: 2.7 mA | | Changed device SN65HVD50, 51, and 52 SOIC Markings From Preview To 65HVD50, 65HVD51, and | |
| Changed t _f MIN value From: 25 ns To: 20 ns Changed Supply Current - HVD50 MAX value From 8 mA To: 2.7 mA | | | |
| | • | Changed t _f MIN value From: 25 ns To: 20 ns | 8 9 |



5 Available Options

| SIGNALING RATE | UNIT LOADS | ENABLES | BASE PART NUMBER | SOIC MARKING |
|----------------|------------|---------------|---------------------|--------------|
| 25 Mbps | 1/2 | No | SN65HVD50 | 65HVD50 |
| 5 Mbps | 1/8 | No | SN65HVD51 | 65HVD51 |
| 1 Mbps | 1/8 | No | SN65HVD52 | 65HVD52 |
| 25 Mbps | 1/2 | Yes | SN65HVD53 | 65HVD53 |
| 5 Mbps | 1/8 | Yes SN65HVD54 | | 65HVD54 |
| 1 Mbps | 1/8 | Yes | SN65HVD55 | 65HVD55 |



6 Pin Configurations




Figure 6-1. SN65HVD50, SN65HVD51, SN65HVD52




Figure 6-2. SN65HVD53, SN65HVD54, SN65HVD55



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

| | | UNIT |
|--------------------------------------|---|-----------------------------------|
| V _{CC} | Supply voltage range | –0.3 V to 6 V |
| $V_{(A)}, V_{(B)}, V_{(Y)}, V_{(Z)}$ | Voltage range at any bus terminal (A, B, Y, Z) | –9 V to 14 V |
| V _(TRANS) | Voltage input, transient pulse through 100 Ω. See Figure 8-12 (A, B, Y, Z) ⁽³⁾ | –50 to 50 V |
| VI | Voltage input range (D, DE, RE) | -0.5 V to 7 V |
| P _{D(cont)} | Continuous total power dissipation | Internally limited ⁽⁴⁾ |
| Io | Output current (receiver output only, R) | 11 mA |

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
- (3) This tests survivability only and the output state of the receiver is not specified.
- (4) The thermal shutdown typically occurs when the junction temperature reaches 165°C.

7.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | | | MIN | NOM | MAX | UNIT |
|-----------------------------------|---------------------------|------------------|---------------------------|-------------------|-----|-----------------|------|
| V _{CC} | Supply voltage | | | 4.5 | | 5.5 | V |
| V _I or V _{IC} | Voltage at any b | ous terminal (se | eparately or common mode) | -7 ⁽¹⁾ | | 12 | V |
| | | SN65HVD50 | , SN65HVD53 | | | 25 | |
| 1/t _{UI} | Signaling rate | SN65HVD5 | , SN65HVD54 | | | 5 | Mbps |
| | | SN65HVD52 | 2, SN65HVD55 | | | 1 | |
| R_L | Differential load | resistance | | 54 | 60 | | Ω |
| V _{IH} | High-level input | voltage | D, DE, RE | 2 | | V _{CC} | |
| V _{IL} | Low-level input | voltage | D, DE, RE | 0 | | 0.8 | V |
| V _{ID} | Differential inpu | t voltage | | -12 | | 12 | |
| | High lavel system | .4 | Driver | -60 | | | ^ |
| Іон | High-level output current | | Receiver | -8 | | | mA |
| | | 4 | Driver | | | 60 | ^ |
| I _{OL} | Low-level output current | | Receiver | | | 8 | mA |
| T _J ⁽²⁾ | Junction temper | ature | | -40 | | 150 | °C |

- (1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.
- (2) See thermal characteristics table for information regarding this specification.

7.3 Electrostatic Discharge Protection

| PARAMETER | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|-------------------------------------|-----------------------|-----|--------------------|-----|------|
| Human body model | Bus terminals and GND | | ±16 | | |
| Human body model ⁽²⁾ | All pins | | ±4 | | kV |
| Charged-device-model ⁽³⁾ | All pins | | ±1 | | |

- All typical values at 25°C and with a 5-V supply.
- (2) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
- (3) Tested in accordance with JEDEC Standard 22, Test Method C101.



7.4 Driver Electrical Characteristics

| | PARAMETER | | TEST CO | NDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT | |
|--------------------------|--|--|---|--------------------|---|--------------------|--------------------|------|--|
| V _{I(K)} | Input clamp voltage | | I _I = -18 mA | | -1.5 | | | | |
| | | | I _O = 0 | | 4 | | V _{CC} | | |
| D.7 | Ot a december differential | | R_L = 54 Ω, See Figu | ure 8-1 (RS-485) | 1.7 | 2.6 | | | |
| $ V_{OD(SS)} $ | Steady-state differential | output voitage | $R_L = 100 \Omega$, See Fig | gure 8-1 (RS-422) | 2.4 | 3.2 | | | |
| | | | $V_{\text{test}} = -7 \text{ V to } 12 \text{ V},$ | See Figure 8-2 | 1.6 | | | | |
| $\Delta V_{OD(SS)} $ | Change in magnitude of differential output voltage | | $R_L = 54 \Omega$, See Figu. 8-2 | ure 8-1 and Figure | -0.2 | | 0.2 | | |
| V _{OD(RING)} | Differential Output Voltaç and undershoot | e overshoot | $R_L = 54 \Omega$, $C_L = 50 \Omega$ See Figure 8-3 for d | | | | 10% ⁽²⁾ | V | |
| | Peak-to-peak | HVD50, HVD53 | | | | 0.5 | | | |
| $V_{OC(PP)}$ | common-mode | HVD51, HVD54 | See Figure 8-4 | | | 0.4 | | | |
| | output voltage | HVD52, HVD55 | | | | 0.4 | | | |
| V _{OC(SS)} | Steady-state common-m output voltage | teady-state common-mode utput voltage | | | | | 3.3 | | |
| $\Delta V_{OC(SS)}$ | Change in steady-state o | common-mode output | See Figure 8-4 | | -0.1 | | 0.1 | | |
| | | HVD50, HVD51, HVD52 | V _{CC} = 0 V, V _Z or V _Y Other input at 0 V | = 12 V, | | | 90 | | |
| | | | HVD52 | V | V _{CC} = 0 V, V _Z or V _Y Other input at 0 V | = -7 V, | -10 | | |
| $I_{Z(Z)}$ or $I_{Y(Z)}$ | High-impedance state output current | HVD53, HVD54, | $V_{CC} = 5 \text{ V or } 0 \text{ V},$ DE = 0 V $V_Z \text{ or } V_Y = 12 \text{ V}$ | Other input | | | 90 | μΑ | |
| | | HVD55 | $V_{CC} = 5 \text{ V or } 0 \text{ V},$ $DE = 0 \text{ V}$ $V_Z \text{ or } V_Y = -7 \text{ V}$ | at 0 V | -10 | | | | |
| 11 | 01 | +(3) | V_Z or $V_Y = -7$ V Other input at 0 V | | -250 | | 250 | 4 | |
| $I_{Z(S)}$ or $I_{Y(S)}$ | Short-circuit output curre | nt(~) | | | -250 | | 250 | mA | |
| I _I | Input current | D, DE | | | 0 | | 100 | μA | |
| C _(OD) | Differential output capac | tance | V _{OD} = 0.4 sin (4E6π DE at 0 V | rt) + 0.5 V, | | 16 | | pF | |

¹⁾ All typical values are at 25°C and with a 5-V supply.

^{(2) 10%} of the peak-to-peak differential output voltage swing, per TIA/EIA-485

⁽³⁾ Under some conditions of short-circuit to negative voltages, output currents exceeding the ANSI TIA/EIA-485-A maximum current of 250 mA may occur. Continuous exposure may affect device reliability.



7.5 Driver Switching Characteristics

| | PARAM | ETER | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT | |
|-------------------------|---|---|---|--|--------------------|------|------|--|
| | | HVD50, HVD53 | | 4 | 8 | 12 | | |
| t _{PLH} | Propagation delay time, low-to-high-level output | HVD51, HVD54 | | 20 | 29 | 46 | ns | |
| | to riigir lover output | HVD52, HVD55 | | 90 | 143 | 230 | | |
| | | HVD50, HVD53 | | 4 | 8 | 12 | ns | |
| t _{PHL} | Propagation delay time, high-to-low-level output | HVD51, HVD54 | | 20 | 30 | 46 | | |
| | riigri-to-low-level output | HVD52, HVD55 | | 90 | 143 | 230 | | |
| | | HVD50, HVD53 | | 3 | 6 | 12 | | |
| t _r | Differential output signal rise time | HVD51, HVD54 | | 20 | 34 | 60 | ns | |
| | umo | HVD52, HVD55 $R_1 = 54 \Omega$, $C_1 = 50 pF$. | $R_L = 54 \Omega, C_L = 50 pF,$ | 120 | 197 | 300 | | |
| | | HVD50, HVD53 | See Figure 8-5 | 3 | 6 | 11 | | |
| t _f | Differential output signal fall time | HVD51, HVD54 | | 20 | 33 | 60 | ns | |
| | unic | HVD52, HVD55 | | 120 | 192 | 300 | | |
| | | HVD50, HVD53 | | | 1.4 | | | |
| t _{sk(p)} | Pulse skew (t _{PHL} - t _{PLH}) | HVD51, HVD54 | | | 1.6 | | ns | |
| | | HVD52, HVD55 | | | 7.4 | | | |
| | | HVD50, HVD53 | | 1 | | | | |
| t _{sk(pp)} (2) | Part-to-part skew | HVD51, HVD54 | | | 4 | | ns | |
| | | HVD52, HVD55 | | | 22 | | | |
| | Propagation delay | HVD53 | | | | 30 | | |
| t _{PZH1} | time, high-impedance-to- | HVD54 | $R_L = 110 \Omega$, \overline{RE} at 0 V, | | | 180 | - | |
| | high-level output | HVD55 | See Figure 8-6 | | | 380 | | |
| | Propagation delay | HVD53 | D = 3 V and S1 = Y, | D = 3 V and S1 = Y, | | 16 | | |
| t _{PHZ} | time, high-level-to-high- | HVD54 | D = 0 V and S1 = Z | | | 40 | ns | |
| | impedance output | HVD55 | | | | 110 | | |
| | Propagation delay time, | HVD53 | | | | 23 | | |
| t _{PZL1} | high-impedance-to-low-level | HVD54 | P = 110 O PE at 0 V | | | 200 | ns | |
| | output | HVD55 | See Figure 8-7 | L = 110 Ω, RE at 0 V, ee Figure 8-7 | | 420 | | |
| | Propagation delay time, | HVD53 | D = 3 V and S1 = Z, | | | 19 | | |
| t_{PLZ} | low-level-to-high-impedance | HVD54 | D = 0 V and S1 = Y | | | 70 | ns | |
| | output | HVD55 | | | | 160 | | |
| t _{PZH2} | Propagation delay time, stand | R_L = 110 Ω , \overline{RE} at 3 V, See Figure 8-6 D = 3 V and S1 = Y, D = 0 V and S1 = Z | | | 3300 | ns | | |
| t _{PZL2} | Propagation delay time, stand | dby-to-low-level output | $R_L = 110 \Omega$, \overline{RE} at 3 V, See Figure 8-7 D = 3 V and S1 = Z, D = 0 V and S1 = Y | | | 3300 | ns | |

⁽¹⁾ All typical values are at 25°C and with a 5-V supply.

⁽²⁾ $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



7.6 Receiver Electrical Characteristics

| PARAMETER | | TEST CONDITIONS | | MIN | TYP ⁽¹⁾ | MAX | UNIT | | |
|----------------------------------|---|---------------------------------------|---|--|--------------------|-------|-------|------|--|
| V _{IT+} | Positive-going differ threshold voltage | ential input | I _O = -8 mA | | | | -0.02 | V | |
| V _{IT-} | Negative-going differential input threshold voltage | | I _O = 8 mA | | -0.2 | | | V | |
| V _{hys} | Hysteresis voltage (| V _{IT+} - V _{IT-}) | | | | 50 | | mV | |
| V _{IK} | Enable-input clamp | voltage | I _I = -18 mA | | -1.5 | | | V | |
| V | Output voltage | | V_{ID} = 200 mV, I_{O} = -8 mA, Se | e Figure 8-8 | 4 | | | V | |
| Vo | Output voltage | | $V_{ID} = -200 \text{ mV}, I_{O} = 8 \text{ mA}, \text{ Se}$ | e Figure 8-8 | | | 0.3 | V | |
| I _{O(Z)} | High-impedance-sta | te output current | $V_O = 0$ or $V_{CC} \overline{RE}$ at V_{CC} | | -1 | | 1 | μΑ | |
| | | | V _A or V _B = 12 V | | | 0.19 | 0.3 | | |
| | | HVD50, | V_A or V_B = 12 V, V_{CC} = 0 V | Other input | | 0.24 | 0.4 | m 1 | |
| | | HVD53, | V_A or $V_B = -7 V$ | at 0 V | -0.35 | -0.19 | | mA | |
| | Description of accomment | | V_A or $V_B = -7 V$, $V_{CC} = 0 V$ | | -0.25 | -0.14 | | | |
| I _A or I _B | Bus input current | | V _A or V _B = 12 V | | | 0.05 | 0.1 | | |
| | | HVD51, | V_A or V_B = 12 V, V_{CC} = 0 V | Other input | | 0.06 | 0.1 | | |
| | | HVD52, HVD54, HVD55 | V_A or $V_B = -7 V$ | at 0 V | -0.1 | -0.05 | | mA | |
| | | , | $V_A \text{ or } V_B = -7 \text{ V}, V_{CC} = 0 \text{ V}$ -0. | | | -0.03 | | | |
| | In most command DE | | V _{IH} = 2 V | | -60 | | | μA | |
| I _{IH} | Input current, RE | | V _{IL} = 0.8 V | | -60 | | | μA | |
| C _{ID} | Differential input cap | pacitance | $V_{ID} = 0.4 \sin (4E6\pi t) + 0.5 V,$ | DE at 0 V | | 16 | | pF | |
| Supply | Current | | | | | | | | |
| | | HVD50 | Dat OV and the Land | | | | 2.7 | | |
| | | HVD51, HVD52 | D at 0 V or V _{CC} and No Load | | | | 8 | | |
| | | HVD53 | RE at 0 V, D at 0 V or V _{CC} , DI | | | | 2.3 | mA | |
| | | HVD54, HVD55 | No load (Receiver enabled an driver disabled) | No load (Receiver enabled and driver disabled) | | | 2.9 | | |
| I _{cc} | Supply current | HVD53, HVD54, HVD55 | RE at V _{CC} , D at V _{CC} , DE at 0 V, No load (Receiver disabled and driver disabled) | | | 0.08 | 1 | μA | |
| | | HVD53 | RE at 0 V, D at 0 V or V _{CC} , DI | | | , | 2.7 | | |
| | | HVD54, HVD55 | No load (Receiver enabled an driver enabled) | nd | | | 8 | me A | |
| | | HVD53 | RE at V _{CC} , D at 0 V or V _{CC} , D | | | , | 2.3 | mA | |
| | | HVD54, HVD55 | No load (Receiver disabled ar driver enabled) | nd | | | 7.7 | | |
| | | 1 | <u> </u> | (a) Glidblod) | | | | | |

⁽¹⁾ All typical values are at 25°C and with a 5-V supply.



7.7 Receiver Switching Characteristics

| | PARAMETER | | TEST CONDITIONS | MIN TYP ⁽¹⁾ | MAX | UNIT |
|-------------------------|--|-------------------------------|---|------------------------|------|------|
| | Propagation delay time, low-to- | HVD50, HVD53 | | 24 | 40 | |
| t _{PLH} | high-level output | HVD51, HVD52, HVD54, HVD55 | | 43 | 55 | |
| | Drangation delay time high to | HVD50, HVD53 | | 26 | 35 | |
| t _{PHL} | Propagation delay time, high-to- low-level output | HVD51, HVD52, HVD54, HVD55 | | 47 | 60 | |
| | Dulas alsaus (lh. h. l.) | HVD50, HVD53 | V _{ID} = -1.5 V to 1.5 V, C _I = 15 pF, | | 5 | |
| t _{sk(p)} | Pulse skew (t _{PHL} - t _{PLH}) | HVD51, HVD54 | See Figure 8-9 | | 7 | |
| | | HVD50, HVD53 | | 5 | | |
| t _{sk(pp)} (2) | Part-to-part skew | HVD51, HVD54 | | 6 | | |
| | | HVD52, HVD55 | | 6 | | ns |
| t _r | Output signal rise time | Output signal rise time | | 2.3 | 4 | |
| t _f | Output signal fall time | | | 2.4 | 4 | |
| t _{PHZ} | Output disable time from high leve | l | DE at 3 V, C _L = 15 pF | | 17 | |
| t _{PZH1} | Output enable time to high level | | See Figure 8-10 | | 10 | |
| t _{PZH2} | Propagation delay time, standby-to | o-high-level output | DE at 0 V, C _L = 15 pF See Figure 8-10 | | 3300 | |
| t _{PLZ} | Output disable time from low level | | DE at 3 V, C _L = 15 pF | | 13 | |
| t _{PZL1} | Output enable time to low level | | | | 10 | |
| t _{PZL2} | Propagation delay time, standby-to | o-low-level output | DE at 0 V, C _L = 15 pF See Figure 8-11 | | 3300 | |

⁽¹⁾ All typical values are at 25°C and with a 5-V supply

⁽²⁾ t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



7.8 Thermal Characteristics

over operating free-air temperature range unless otherwise noted⁽¹⁾

| | PARAMETER | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|------------------|--|---|--------------------------------------|-----|-------|-----|--------|
| | Junction-to-ambient | Low-K board | HVD51 | | 230.8 | | |
| | thermal resistance | | HVD53, HVD54, HVD55, HVD52, HVD50 | | - | | |
| θ_{JA} | | High-K board | HVD51 | | 135.1 | | |
| | Junction-to-ambient thermal resistance | | HVD50, HVD52 | | 116.7 | | |
| | 1.6 | | HVD53, HVD54, HVD55 | | 93.2 | | 00.004 |
| | | | HVD51 | | 44.4 | | °C/W |
| θ_{JB} | Junction-to-board thermal resistance | High-K board | HVD50, HVD52 | | 63.4 | | |
| | anomial rociotanos | | HVD53, HVD54, HVD55 | | 49.4 | | |
| | | | HVD51 | | 43.5 | | |
| θ_{JC} | Junction-to-case thermal resistance | No board | HVD50, HVD52 | | 56.3 | | |
| | anormal recipitation | | HVD53, HVD54, HVD55 | | 47.5 | | |
| | | $R_L = 60\Omega$, $C_L = 50$ pF, | HVD50 (25Mbps) | | | 420 | |
| | | Input to D a 50% duty cycle square wave at indicated signaling | HVD51 (10Mbps) | | | 404 | |
| | | rate | HVD52 (1Mbps) | | | 383 | |
| P_D | Device power dissipation | $R_L = 60\Omega$, $C_L = 50$ pF, | HVD53 (25Mbps) | | | 420 | mW |
| | | DE at V _{CC} RE at 0 V, Input to D a 50% duty cycle | HVD54 (10Mbps) | | | 404 | |
| | | square wave at indicated signaling rate | HVD55 (1Mbps) | | | 383 | |
| | | | HVD50 | -40 | | 55 | |
| | | Low-K board, No airflow | HVD51, HVD52 | -40 | | 84 | |
| T _A | Ambient air temperature | | HVD53, HVD54, HVD55 | -40 | | 85 | °C |
| | | High-K board, No airflow | HVD50, HVD51, HVD52 | -40 | | 85 | C |
| | | i light-ry board, No all llow | HVD53, HVD54, HVD55 | -40 | | 85 | |
| T _{JSD} | Thermal shutdown junctio | n temperature | | | 165 | | |

⁽¹⁾ See Application Information section for an explanation of these parameters.

7.9 Typical Characteristics




Figure 7-1. HVD50, HVD53 RMS Supply Current vs Signaling Rate




Figure 7-2. HVD51, HVD54 RMS Supply Current vs Signaling Rate




Figure 7-3. HVD52, HVD55 RMS Supply Current vs Signaling Rate





Figure 7-4. HVD50, HVD53 BUS Input Current vs Input Voltage




7.9 Typical Characteristics (continued)






7.9 Typical Characteristics (continued)





7.9 Typical Characteristics (continued)



1. The time $t_{pZL}(x)$ is the measure from DE to $V_{OD}(x)$. V_{OD} is valid when it is greater than 1.5 V.

Figure 7-12. Driver Enable Time From DE to V_{OD}



8 Parameter Measurement Information




Figure 8-1. Driver V_{OD} Test Circuit: Voltage and Current Definitions




Figure 8-2. Driver V_{OD} With Common-Mode Loading Test Circuit

 $V_{OD(RING)}$ is measured at four points on the output waveform, corresponding to overshoot and undershoot from the $V_{OD(H)}$ and $V_{OD(L)}$ steady state values.




Figure 8-3. V_{OD(RING)} Waveform and Definitions





Figure 8-4. Test Circuit and Definitions for the Driver Common-Mode Output Voltage





Generator: PRR = 500 kHz, 50% Duty Cycle, t_r <6 ns, t_f <6 ns, Z_o = 50 Ω

Figure 8-5. Driver Switching Test Circuit and Voltage Waveforms




Figure 8-6. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 8-7. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 8-8. Receiver Voltage and Current Definitions








Figure 8-9. Receiver Switching Test Circuit and Voltage Waveforms



Generator: P_{RR} = 500 kHz, 50%, Duty Cycle, t_r < 6 ns, t_f < 6 ns, Z_0 = 50 Ω

Figure 8-10. Receiver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms



Generator: P_{RR} = 500 kHz, 50%, Duty Cycle, t_r < 6 ns, t_f < 6 ns, Z_0 = 50 Ω

Figure 8-11. Receiver Low-Level Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 8-12. Test Circuit, Transient Overvoltage Test



9 Device Information

9.1 LI-Power Standby Mode

When both the driver and receiver are disabled (DE low and \overline{RE} high) the device is in standby mode. If the enable inputs are in this state for less than 60 ns, the device does not enter standby mode. This guards against inadvertently entering standby mode during driver/receiver enabling. Only when the enable inputs are held in this state for 300 ns or more, the device is assured to be in standby mode. In this low-power standby mode, most internal circuitry is powered down, and the supply current is typically less than 1 nA. When either the driver or the receiver is re-enabled, the internal circuitry becomes active.




Figure 9-1. Low-Power Standby Logic Diagram

If only the driver is re-enabled (DE transitions to high) the driver outputs are driven according to the D input after the enable times given by t_{PZH2} and t_{PZL2} in the driver switching characteristics. If the D input is open when the driver is enabled, the driver outputs defaults to A high and B low, in accordance with the driver failsafe feature.

If only the receiver is re-enabled (\overline{RE} transitions to low) the receiver output is driven according to the state of the bus inputs (A and B) after the enable times given by t_{PZH2} and t_{PZL2} in the receiver switching characteristics. If there is no valid state on the bus the receiver responds as described in the failsafe operation section.

If both the receiver and driver are re-enabled simultaneously, the receiver output is driven according to the state of the bus inputs (A and B) and the driver output is driven according to the D input. Note that the state of the active driver affects the inputs to the receiver. Therefore, the receiver outputs are valid as soon as the driver outputs are valid.



9.2 Function Tables

Table 9-1. SN65HVD53, SN65HVD54, SN65HVD55 DRIVER

| IN | PUTS | ОИТІ | PUTS |
|------|-----------|------|------|
| D DE | | Y | Z |
| Н | Н | Н | L |
| L | Н | L | Н |
| X | L or open | Z | Z |
| Open | Н | L | Н |

Table 9-2. SN65HVD53, SN65HVD54, SN65HVD55 RECEIVER

| DIFFERENTIAL INPUTS $V_{ID} = V_{(A)} - V_{(B)}$ | ENABLE RE | OUTPUT R |
|--|--------------|-------------|
| V _{ID} ≤ −0.2 V | L | L |
| -0.2 V < V _{ID} < -0.02 V | L | ? |
| -0.02 V ≤ V _{ID} | L | Н |
| X | H or open | Z |
| Open Circuit | L | Н |
| Idle circuit | L | Н |
| Short Circuit, $V_{(A)} = V_{(B)}$ | L | Н |

Table 9-3. SN65HVD50, SN65HVD51, SN65HVD52 DRIVER


| | OUTPUTS | | | | | | |
|------------|---------|---|--|--|--|--|--|
| INPUT D | Y | Z | | | | | |
| Н | Н | L | | | | | |
| L | L | Н | | | | | |
| Open | L | Н | | | | | |

Table 9-4. SN65HVD50, SN65HVD51, SN65HVD52 RECEIVER

| DIFFERENTIAL INPUTS $V_{ID} = V_{(A)} - V_{(B)}$ | OUTPUT R |
|--|-------------|
| V _{ID} ≤ −0.2 V | L |
| -0.2 V < V _{ID} < -0.02 V | ? |
| -0.02 V ≤ V _{ID} | Н |
| Open Circuit | Н |
| Idle circuit | Н |
| Short Circuit, V _(A) = V _(B) | Н |



9.3 Equivalent Input and Output Schematic Diagrams



| | R1/R2 | R3 |
|--|-------|--------|
| SN65HVD50, SN65HVD53 | 9 kΩ | 45 kΩ |
| SN65HVD51, SN65HVD52, SN65HVD54, SN65HVD55 | 36 kΩ | 180 kΩ |



10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Thermal Characteristics of IC Packages

 θ_{JA} (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power.

 θ_{JA} is not a constant and is a strong function of:

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 θ_{JA} can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures. θ_{JA} is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives *average* in-use condition thermal performance, and it consists of a single copper trace layer 25 mm long and 2-oz thick. The high-k board gives best *case* in-use condition, and it consists of two 1-oz buried power planes with a single copper trace layer 25 mm long and 2-oz thick. A 4% to 50% difference in θ_{JA} can be measured between these two test cards

 θ_{JC} (Junction-to-Case Thermal Resistance) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 θ_{JC} is a useful thermal characteristic when a heatsink applied to package. It is *not* a useful characteristic to predict junction temperature because it provides pessimistic numbers if the case temperature is measured in a nonstandard system and junction temperatures are backed out. It can be used with θ_{JB} in 1-dimensional thermal simulation of a package system.

 θ_{JB} (Junction-to-Board Thermal Resistance) is defined as the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure. θ_{JB} is only defined for the high-k test card.

 θ_{JB} provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of package system, see Figure 10-1.






Figure 10-1. Thermal Resistance

11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 1-May-2025

PACKAGING INFORMATION

| Orderable | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ | MSL rating/ | Op temp (°C) | Part marking |
|-------------|----------|---------------|----------------|-----------------------|------|-----------------|--------------------|--------------|--------------|
| part number | (1) | (2) | | | (3) | Ball material | Peak reflow | | (6) |
| | | | | | | (4) | (5) | | |
| SN65HVD50D | Obsolete | Production | SOIC (D) 8 | - | - | Call TI | Call TI | -40 to 85 | VP50 |
| SN65HVD50DR | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | VP50 |
| SN65HVD51D | Obsolete | Production | SOIC (D) 8 | - | - | Call TI | Call TI | -40 to 85 | VP51 |
| SN65HVD51DR | Obsolete | Production | SOIC (D) 8 | - | - | Call TI | Call TI | -40 to 85 | VP51 |
| SN65HVD52D | Obsolete | Production | SOIC (D) 8 | - | - | Call TI | Call TI | -40 to 85 | VP52 |
| SN65HVD52DR | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | VP52 |
| SN65HVD53D | Obsolete | Production | SOIC (D) 14 | - | - | Call TI | Call TI | -40 to 85 | 65HVD53 |
| SN65HVD53DR | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 65HVD53 |
| SN65HVD54DR | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 65HVD54 |
| SN65HVD55D | Obsolete | Production | SOIC (D) 14 | - | - | Call TI | Call TI | -40 to 85 | 65HVD55 |
| SN65HVD55DR | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 65HVD55 |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 1-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 3-May-2024

TAPE AND REEL INFORMATION





| | - |
|----|---|
| A0 | Dimension designed to accommodate the component width |
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN65HVD50DR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| SN65HVD50DR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| SN65HVD52DR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| SN65HVD52DR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| SN65HVD53DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN65HVD54DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN65HVD55DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |



www.ti.com 3-May-2024



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN65HVD50DR | SOIC | D | 8 | 2500 | 356.0 | 356.0 | 35.0 |
| SN65HVD50DR | SOIC | D | 8 | 2500 | 356.0 | 356.0 | 35.0 |
| SN65HVD52DR | SOIC | D | 8 | 2500 | 356.0 | 356.0 | 35.0 |
| SN65HVD52DR | SOIC | D | 8 | 2500 | 356.0 | 356.0 | 35.0 |
| SN65HVD53DR | SOIC | D | 14 | 2500 | 356.0 | 356.0 | 35.0 |
| SN65HVD54DR | SOIC | D | 14 | 2500 | 350.0 | 350.0 | 43.0 |
| SN65HVD55DR | SOIC | D | 14 | 2500 | 356.0 | 356.0 | 35.0 |





NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated