5-V CAN TRANSCEIVER
WITH I/O LEVEL SHIFTING AND LOW-POWER MODE SUPPLY OPTIMIZATION

FEATURES

- **Qualified for Automotive Applications**
- **Meets or Exceeds the Requirements of ISO 11898**
- **GIFT/ICT Compliant**
- **ESD Protection up to ±12 kV (Human-Body Model) on Bus Pins**
- **Level Adapting I/O Voltage Range to Support MCUs With Digital I/Os From 3 V to 5.25 V**
- **Low-Power Standby Mode <15 μA max**
  - **SN65HVDA540: No Wake Up**
  - **SN65HVDA541: Wake Up Powered By V_{IO} Supply So V_{CC} (5 V) Supply May Be Shut Down to Save System Power**
- **High Electromagnetic Immunity (EMI)**
- **Low Electromagnetic Emissions (EME)**
- **Protection**
  - **Undervoltage Protection on V_{IO} and V_{CC}**
  - **Bus-Fault Protection of –27 V to 40 V**
  - **Dominant Time-Out Function**
  - **Thermal Shutdown Protection**
  - **Power-Up/Down Glitch-Free Bus Inputs and Outputs**

APPLICATIONS

- **SAE J2284 High-Speed CAN for Automotive Applications**
- **SAE J1939 Standard Data Bus Interface**
- **ISO 11783 Standard Data Bus Interface**
- **NMEA 2000 Standard Data Bus Interface**

DESCRIPTION

The SN65HVDA540/SN65HVDA541 meets or exceeds the specifications of the ISO 11898 standard for use in applications employing a Controller Area Network (CAN). The device is qualified for use in automotive applications.

As a CAN transceiver, this device provides differential transmit capability to the bus and differential receive capability to a CAN controller at signaling rates up to 1 megabit per second (Mbps)[1].

Designed for operation in especially harsh environments, the SN65HVDA540/SN65HVDA541 features cross-wire, bus over voltage, loss of ground protection, over temperature thermal shut down protection, and a wide common-mode range.

(1) The signaling rate of a line is the number of voltage transitions that are made per second, expressed in the units bps (bits per second).

FUNCTIONAL BLOCK DIAGRAM

⚠️ These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (CONTINUED)

The SN65HVDA540/SN65HVDA541 has an I/O supply voltage input pin (V_{IO} , pin 5) to ratiometrically level shift the digital logic input and output levels with repsect to V_{IO} for compatibility with protocol controllers having I/O supply voltages between 3 V and 5.25 V. The V_{IO} supply also powers the low-power bus monitor and wake-up receiver of the SN65HVDA541 allowing the 5 V (V_{CC}) supply to be switched off for additional power savings at the system level during standby mode for either the SN65HVDA540 or SN65HVDA541. The 5 V (V_{CC}) supply needs to be reactivated by the local protocol controller at any time to resume high speed operation if it has been turned off for low-power standby operation. Both of the supply pins have undervoltage detection which place the device in standby mode to protect the bus during an undervoltage event on either the V_{CC} or V_{IO} supply pins. If V_{IO} is undervoltage the RXD pin is 3-statedn and the device does not pass any wake-up signals from the bus to the RXD pin.

STB (pin 8) provides for two different modes of operation: normal mode or low-power standby mode. The normal mode of operation is selected by applying a low logic level to STB. If a high logic level is applied to STB, the device enters standby mode (see Figure 1 and Figure 2). In standby mode, the SN65HVDA541 provides a wake-up receiver and monitor that remains active supplied via the V_{IO} pin so that V_{CC} may be removed allowing a system level reduction in standby current. A dominant signal on the bus longer than the wake-up signal time (t_{BUS}) is passed to the receiver output (RXD, pin 4) by the wake-up bus monitor circuit. The local protocol controller may then return the device to normal mode when the system needs to transmit or fully monitor the messages on the bus. If the bus has a fault condition where it is stuck dominant while the SN65HVDA541 is placed into standby mode, the device locks out the wake-up receiver output to RXD until the fault has been removed to prevent false wake-up signals in the system. Because the SN65HVDA540 does not have a low-power bus monitor and wake-up receiver, it provides a logic high output (recessive) on RXD while in standby mode.


**Figure 1. SN65HVDA541 Entering Standby Mode With Bus Recessive Condition**

Figure 2. SN65HVDA541 Entering Standby Mode With Bus Dominant Condition

A dominant time-out circuit prevents the driver from blocking network communication in event of a hardware or software failure. The dominant time out circuit is triggered by a falling edge on TXD (pin 1). If no rising edge is seen before the time-out constant of the circuit expires, the driver is disabled. The circuit is reset by the next rising edge on TXD.

Product Folder Link(s): *SN65HVDA540 SN65HVDA541*

D (SOIC-8) PACKAGE
TOP VIEW

```
        ┌───────┐
TXD ──┤ 1   8 ├── STB
GND ──┤ 2   7 ├── CANH
V_CC ──┤ 3   6 ├── CANL
RXD ──┤ 4   5 ├── V_IO
        └───────┘
```

TERMINAL FUNCTIONS

TERMINAL		TYPE	DESCRIPTION
NAME	NO.		
TXD	1	I	CAN transmit data input (low for dominant bus state, high for recessive bus state)
GND	2	GND	Ground connection
V$_{CC}$	3	Supply	Transceiver 5-V supply voltage
RXD	4	O	CAN receive data output (low in dominant bus state, high in recessive bus state)
V$_{IO}$	5	Supply	Transceiver logic-level supply voltage
CANL	6	I/O	Low-level CAN bus line
CANH	7	I/O	High-level CAN bus line
STB	8	I	Standby mode select pin (active high)

ORDERING INFORMATION[1]

T$_A$	PACKAGE[2]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
−40°C to 125°C	SOIC – D	Reel of 2500	SN65HVDA540QDR	A540Q
			SN65HVDA541QDR	A541Q

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

ABSOLUTE MAXIMUM RATINGS[1][2]

1.1	V$_{CC}$	Supply voltage range	−0.3 V to 6 V
1.2	V$_{IO}$	I/O supply voltage range	−0.3 V to 6 V
1.3		Voltage range at bus terminals (CANH, CANL)	−27 V to 40 V
1.4	I$_O$	Receiver output current	20 mA
1.5	V$_I$	Voltage input range (TXD, STB)	−0.3 V to 6 V and V$_I$ ≤ V$_{IO}$ + 0.3 V
1.6	T$_J$	Operating virtual-junction temperature range	−40°C to 150°C
1.7	T$_{LEAD}$	Lead temperature (soldering, 10 seconds)	260°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

ELECTROSTATIC DISCHARGE PROTECTION

	PARAMETER	TEST CONDITIONS		VALUE
2.1	Electrostatic discharge	Human-Body Model[1]	Bus terminals (CANH, CANL) and GND[2]	±12 kV
2.2			All pins	±4 kV
2.3		Charged-Device Model[3]	All pins	±1 kV
2.4		Machine Model[4]		±200 V

(1) Tested in accordance JEDEC Standard 22, Test Method A114-E
(2) Test method based upon JEDEC Standard 22 Test Method A114-E, CANH and CANL bus pins stressed with respect to each other and GND.
(3) Tested in accordance JEDEC Standard 22, Test Method C101
(4) Tested in accordance JEDEC Standard 22, Test Method A115-A

RECOMMENDED OPERATING CONDITIONS

				MIN	MAX	UNIT
3.1	V_{CC}	Supply voltage		4.75	5.25	V
3.2	V_{IO}	I/O supply voltage		3	5.25	V
3.3	V_I or V_{IC}	Voltage at any bus terminal (separately or common mode)		−12	12	V
3.4	V_{IH}	High-level input voltage	TXD, STB	$0.7 \times V_{IO}$	V_{IO}	V
3.5	V_{IL}	Low-level input voltage	TXD, STB	0	$0.3 \times V_{IO}$	V
3.6	V_{ID}	Differential input voltage, bus	Between CANH and CANL	−6	6	V
3.7	I_{OH}	High-level output current	RXD	−2		mA
3.8	I_{OL}	Low-level output current	RXD		2	mA
3.9	T_A	Operating ambient free-air temperature	See *Thermal Characteristics* table	-40	125	°C

SUPPLY CHARACTERISTICS

over recommended operating conditions, $T_J = -40°C$ to $150°C$ (unless otherwise noted)

	PARAMETER			TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
4.1	I_{CC}	5-V supply current	Standby mode	STB at V_{IO}, $V_{CC} = 5.25$ V, $V_{IO} = 3$ V, TXD at V_{IO}[2]			5	µA
4.2			Normal mode: Dominant	TXD at 0 V, 60-Ω load, STB at 0 V		50	70	mA
4.3			Normal mode: Recessive	TXD at V_{IO}, No load, STB at 0 V		6	10	
4.4	I_{IO}	I/O supply current	Standby mode	STB at V_{IO}, $V_{CC} = 5.25$ V or 0 V, RXD floating, TXD at V_{IO}		7	15	µA
4.5			Normal mode (recessive or dominant)	STB at 0 V, $V_{CC} = 5.25$ V, RXD floating, TXD at 0 V or V_{IO}		75	300	
4.6	UV_{VCC}	Undervoltage detection on V_{CC} for forced standby mode				3.6		V
4.7	$V_{HYS(UVVCC)}$	Hysteris voltage for undervoltage detection on UV_{VCC} for standby mode				200		mV
4.8	UV_{VIO}	Undervoltage detection on V_{IO} for forced standby mode				2.5		V
4.9	$V_{HYS(UVVIO)}$	Hysteris voltage for undervoltage detection on UV_{VIO} for forced standby mode				100		mV

(1) All typical values are at 25°C and supply voltages of $V_{CC} = 5$ V and $V_{IO} = 3.3$ V.
(2) The V_{CC} supply is not needed during standby mode so in the applicaiton I_{CC} in standby mode may be zero. If the V_{CC} supply remains, then I_{CC} is per specification with V_{CC}.

DEVICE SWITCHING CHARACTERISTICS

over recommended operating conditions, $T_J = -40°C$ to $150°C$ (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
5.1	$t_{d(LOOP1)}$	Total loop delay, driver input to receiver output, recessive to dominant	Figure 11, STB at 0 V		70	230	ns
5.2	$t_{d(LOOP2)}$	Total loop delay, driver input to receiver output, dominant to recessive			70	230	

(1) All typical values are at 25°C and supply voltages of $V_{CC} = 5$ V and $V_{IO} = 3.3$ V.

DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions, T_J = –40°C to 150°C (unless otherwise noted)

		PARAMETER		TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
6.1	$V_{O(D)}$	Bus output voltage (dominant)	CANH	V_I = 0 V, STB at 0 V, R_L = 60 Ω, See Figure 3 and Figure 4	2.9		4.5	V
6.2			CANL		0.8		1.75	
6.3	$V_{O(R)}$	Bus output voltage (recessive)		V_I = V_{IO}, V_{IO} = 3 V, STB at 0 V, R_L = 60 Ω, See Figure 3 and Figure 4	2	2.5	3	V
6.4	V_O	Bus output voltage (standby mode)		STB at V_{IO}, R_L = 60 Ω, See Figure 3 and Figure 4	–0.1		0.1	V
6.5	$V_{OD(D)}$	Differential output voltage (dominant)		V_I = 0 V, R_L = 60 Ω, STB at 0 V, See Figure 3, Figure 4, and Figure 5	1.5		3	V
6.6				V_I = 0 V, R_L = 45 Ω, STB at 0 V, See Figure 3, Figure 4, and Figure 5	1.4		3	
6.7	$V_{OD(R)}$	Differential output voltage (recessive)		V_I = 3 V, STB at 0 V, R_L = 60 Ω, See Figure 3 and Figure 4	–0.012		0.012	V
6.8				V_I = 3 V, STB at 0 V, No load	–0.5		0.05	
6.9	V_{SYM}	Output symmetry (dominant or recessive) ($V_{O(CANH)}$ + $V_{O(CANL)}$)		STB at 0 V, R_L = 60 Ω, See Figure 15	0.9 V_{CC}	V_{CC}	1.1 V_{CC}	V
6.10	$V_{OC(ss)}$	Steady-state common-mode output voltage		STB at 0 V, R_L = 60 Ω, See Figure 10	2	2.5	3	V
6.11	$\Delta V_{OC(ss)}$	Change in steady-state common-mode output voltage				30		mV
6.12	I_{IH}	High-level input current, TXD input		TXD at V_{IO}	–2		2	µA
6.13	I_{IL}	Low-level input current, TXD input		TXD at 0 V	–100		–7	µA
6.14	$I_{O(off)}$	Power-off TXD output current		V_{CC} = 0 V, V_{IO} = 0V, TXD at 5.25 V			1	µA
6.15	$I_{OS(ss)}$	Short-circuit steady-state output current		V_{CANH} = –12 V, CANL open, See Figure 13	–120	–85		mA
6.16				V_{CANH} = 12 V, CANL open, See Figure 13		0.5	1	
6.17				V_{CANL} = –12 V, CANH open, See Figure 13	–1	–0.6		
6.18				V_{CANL} = 12 V, CANH open, See Figure 13		75	120	
6.19	C_O	Output capacitance		See receiver input capacitance				

(1) All typical values are at 25°C and supply voltages of V_{CC} = 5 V and V_{IO} = 3.3 V.

DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions, T_J = –40°C to 150°C (unless otherwise noted)

		PARAMETER	TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
7.1	t_{PLH}	Propagation delay time, low-to-high level output	STB at 0 V, See Figure 6		65	120	ns
7.2	t_{PHL}	Propagation delay time, high-to-low level output	STB at 0 V, See Figure 6		50	120	
7.3	t_r	Differential output signal rise time	STB at 0 V, See Figure 6		25		
7.4	t_f	Differential output signal fall time	STB at 0 V, See Figure 6		45		
7.5	t_{en}	Enable time from standby mode to dominant	See Figure 9			10	µs
7.6	$t_{(dom)}$	Dominant time out	See Figure 12	300	400	700	µs

(1) All typical values are at 25°C and supply voltages of V_{CC} = 5 V and V_{IO} = 3.3 V.

Product Folder Link(s): *SN65HVDA540 SN65HVDA541*

RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions, T_J = –40°C to 150°C (unless otherwise noted)

		PARAMETER	TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
8.1	V_{IT+}	Positive-going input threshold voltage, normal mode	STB at 0 V, See Differential Input Voltage Threshold Test		800	900	mV
8.2	V_{IT-}	Negative-going input threshold voltage, normal mode	STB at 0 V, See Differential Input Voltage Threshold Test	500	650		mV
8.3	V_{hys}	Hysteresis voltage (V_{IT+} – V_{IT-})		100	125		mV
8.4	V_{IT}	Input threshold voltage, standby mode (SN65HVDA541 only)	STB at V_{IO}	400		1150	mV
8.5	V_{OH}	High-level output voltage, RXD	I_O = –2 mA, See Figure 8	0.8 × V_{IO}			V
8.6	V_{OL}	Low-level output voltage, RXD	I_O = 2 mA, See Figure 8			0.2 × V_{IO}	V
8.7	$I_{I(off)}$	Power-off bus input current	CANH = CANL = 5 V, V_{CC} at 0 V, V_{IO} at 0 V, TXD at 0 V			3	µA
8.8	$I_{O(off)}$	Power-off RXD leakage current	V_{CC} at 0 V, V_{IO} at 0 V, RXD at 5.25 V			20	µA
8.9	C_I	Input capacitance to ground (CANH or CANL)	TXD at V_{IO}, V_{IO} at 3.3 V, V_I = 0.4 sin (4E6πt) + 2.5 V		13		pF
8.10	C_{ID}	Differential input capacitance	TXD at V_{IO}, V_{IO} = 3.3 V, V_I = 0.4 sin(4E6πt)		6		pF
8.11	R_{ID}	Differential input resistance	TXD at V_{IO}, V_{IO} = 3.3 V, STB at 0 V	29		80	kΩ
8.12	R_{IN}	Input resistance (CANH or CANL)	TXD at V_{IO}, V_{IO} = 3.3 V, STB at 0 V	14.5	25	40	kΩ
8.13	$R_{I(m)}$	Input resistance matching [1 – ($R_{IN(CANH)}/R_{IN(CANL)}$)] × 100%	$V_{(CANH)}$ = $V_{(CANL)}$	–3	0	3	%

(1) All typical values are at 25°C and supply voltages of V_{CC} = 5 V and V_{IO} = 3.3 V.

RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions, T_J = –40°C to 150°C (unless otherwise noted)

		PARAMETER	TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
9.1	t_{PLH}	Propagation delay time, low-to-high-level output	STB at 0 V , See Figure 8		85	150	ns
9.2	t_{PHL}	Propagation delay time, high-to-low-level output			55	130	ns
9.3	t_r	Output signal rise time			8		ns
9.4	t_f	Output signal fall time			8		ns
9.5	t_{BUS}	Dominant time required on bus for wake-up from standby (SN65HVDA541 only)	STB at V_{IO}, See Figure 14	1.5		5	µs
9.6	t_{CLEAR}	Recessive time on the bus to clear the standby mode receiver output (RXD) if standby mode is entered while bus is dominant (SN65HVDA541 only)		1.5		5	µs

(1) All typical values are at 25°C and supply voltages of V_{CC} = 5 V and V_{IO} = 3.3 V.

STB PIN CHARACTERISTICS

over recommended operating conditions, T_J = –40°C to 150°C (unless otherwise noted)

		PARAMETER	TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
10.1	I_{IH}	High-level input current	STB at V_{IO}			15	µA
10.2	I_{IL}	Low-level input current	STB at 0 V	–20			µA

(1) All typical values are at 25°C and supply voltages of V_{CC} = 5 V and V_{IO} = 3.3 V.

THERMAL CHARACTERISTICS

over recommended operating conditions, T_J = –40°C to 150°C (unless otherwise noted)

		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
11.1	θ_{JA}	Junction-to-air thermal resistance [1]	Low-K thermal resistance [2]		140		°C/W
11.2			High-K thermal resistance [2]		109		
11.3	θ_{JB}	Junction-to-board thermal resistance			50		°C/W
11.4	θ_{JC}	Junction-to-case thermal resistance			56		°C/W
11.5	P_D	Average power dissipation	V_{CC} = 5 V, V_{IO} = 3.3V, T_J = 27°C, R_L = 60 Ω, STB at 0 V, Input to TXD at 500 kHz, 50% duty cycle square wave, C_L at RXD = 15 pF		112		mW
11.6			V_{CC} = 5.5 V, V_{IO} = 3.3V, T_J = 130°C, R_L = 45 Ω, STB at 0 V, Input to TXD at 500 kHz, 50% duty cycle square wave, C_L at RXD = 15 pF			170	
11.7		Thermal shutdown temperature			185		°C

(1) The junction temperature (T_J) is calculated using the following T_J = T_A + (P_D × θ_{JA})
(2) Tested in accordance with the Low-K (EIA/JESD51-3) or High-K (EIA/JESD51-7) thermal metric definitions for leaded surface-mount packages.

OPERATING MODE SELECTION

V_{CC}	V_{IO}	STB[1]	BUS STATE	RXD STATE
V_{CC} ≥ UV_{VCC}	V_{IO} ≥ UV_{VIO}	L	Normal Mode	Mirrors bus state
V_{CC} ≥ UV_{VCC}	V_{IO} ≥ UV_{VIO}	H	Standby Mode	Mirrors bus state via wake-up filter [2]
V_{CC} ≤ UV_{VCC}	V_{IO} ≥ UV_{VIO}	X	Standby Mode (Forced)	Mirrors bus state via wake-up filter [2]
V_{CC} ≥ UV_{VCC}	V_{IO} ≤ UV_{VIO}	X	Standby Mode (Forced) [3]	3-state

(1) H = high level, L = low level, X = irrelevant
(2) SN65HVDA541 only. SN65HVDA540 RXD state is recessive.
(3) When V_{IO} is undervoltage, the device is forced into standby mode with respect to the CAN bus since there is not a valid digitial reference to determine the digital I/O states or power the wake-up receiver.

Product Folder Link(s): *SN65HVDA540 SN65HVDA541*

FUNCTION TABLES

DRIVER

INPUTS		OUTPUTS		BUS STATE
TXD[1]	STB[1]	CANH[1]	CANL[1]	
L	L	H	L	DOMINANT
H	L	Z	Z	RECESSIVE
Open	L	Z	Z	RECESSIVE
X	H or Open	Y	Y	RECESSIVE

(1) H = high level, L = low level, X = irrelevant, ? = indeterminate, Y = weak pull down to GND, Z = high impedance

RECEIVER

DIFFERENTIAL INPUTS $V_{ID} = V(CANH) - V(CANL)$	STB[1]	OUTPUT RXD[1]		BUS STATE
X	H or Open	SN65HVDA540[2]	H	X
$V_{ID} \geq 1.15$ V		SN65HVDA541[3]	L	DOMINANT
0.4 V < V_{ID} < 1.15 V			?	?
$V_{ID} \leq 0.4$ V			H	RECESSIVE
$V_{ID} \geq 0.9$ V	L	L		DOMINANT
0.5 V < V_{ID} < 0.9 V	L	?		?
$V_{ID} \leq 0.5$ V	L	H		RECESSIVE
Open	X	H		RECESSIVE

(1) H = high level, L = low level, X = irrelevant, ? = indeterminate, Y = weak pull down to GND, Z = high impedance
(2) While STB is high (standby mode) the RXD output of the SN65HVDA540 is always high (recessive) because it has no wake-up receiver
(3) While STB is high (standby mode) the RXD output of the SN65HVDA541 functions according to the levels above and the wake-up conditions shown in Figure 1 and Figure 2.

PARAMETER MEASUREMENT INFORMATION

Figure 3. Driver Voltage, Current, and Test Definition

Figure 4. Bus Logic-State Voltage Definitions

SN65HVDA540
SN65HVDA541

SLLS981–MAY 2009

TEXAS
INSTRUMENTS

www.ti.com

PARAMETER MEASUREMENT INFORMATION (continued)

Figure 5. Driver V_{OD} Test Circuit

A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 125 kHz, 50% duty cycle, t_r ≤ 6 ns, t_f ≤ 6 ns, Z_O = 50 Ω.

B. C_L includes instrumentation and fixture capacitance within ±20%.

Figure 6. Driver Test Circuit and Voltage Waveforms

$$V_{IC} = \frac{V_{I\ (CANH)} + V_{I\ (CANL)}}{2}$$

Figure 7. Receiver Voltage and Current Definitions

A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 125 kHz, 50% duty cycle, t_r ≤ 6 ns, t_f ≤ 6 ns, Z_O = 50 Ω.

B. C_L includes instrumentation and fixture capacitance within ±20%.

Figure 8. Receiver Test Circuit and Voltage Waveforms

Product Folder Link(s): SN65HVDA540 SN65HVDA541

Differential Input Voltage Threshold Test

INPUT			OUTPUT	
V_{CANH}	V_{CANL}	$\|V_{ID}\|$	R	
−11.1 V	−12 V	900 mV	L	
12 V	11.1 V	900 mV	L	
−6 V	−12 V	6 V	L	V_{OL}
12 V	6 V	6 V	L	
−11.5 V	−12 V	500 mV	H	
12 V	11.5 V	500 mV	H	
−12 V	−6 V	6 V	H	V_{OH}
6 V	12 V	6 V	H	
Open	Open	X	H	

A. C_L = 100 pF includes instrumentation and fixture capacitance within ±20%.

B.   All V_I input pulses are from 0 V to V_{IO} and supplied by a generator having the following characteristics: t_r or t_f ≤ 6 ns.
     Pulse Repetition Rate (PRR) = 25 kHz, 50% duty cycle.

Figure 9. t_{en} Test Circuit and Waveforms

A.   All V_I input pulses are from 0 V to V_{IO} and supplied by a generator having the following characteristics: t_r or t_f ≤ 6 ns.
     Pulse Repetition Rate (PRR) = 125 kHz, 50% duty cycle.

Figure 10. Common-Mode Output Voltage Test and Waveforms

A. C_L = 100 pF includes instrumentation and fixture capacitance within ±20%.

B. All V_I input pulses are from 0 V to V_{IO} and supplied by a generator having the following characteristics: t_r or t_f ≤ 6 ns. Pulse Repetition Rate (PRR) = 125 kHz, 50% duty cycle.

Figure 11. $t_{(LOOP)}$ Test Circuit and Waveform

A. C_L = 100 pF includes instrumentation and fixture capacitance within ±20%.

B. All V_I input pulses are from 0 V to V_{IO} and supplied by a generator having the following characteristics: t_r or t_f ≤ 6 ns. Pulse Repetition Rate (PRR) = 500 Hz, 50% duty cycle.

Figure 12. Dominant Time-Out Test Circuit and Waveforms

Figure 13. Driver Short-Circuit Current Test and Waveforms

A. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.

B.   For V_I bit width ≤ 0.7 µs, $V_O = V_{OH}$. For V_I bit width ≥ 5 µs, $V_O = V_{OL}$. V_I input pulses are supplied from a generator
     with the following characteristics: t_r/t_f < 6 ns.

Figure 14. t_{BUS} Test Circuit and Waveforms

$$V_{SYM} = V_{O(CANH)} + V_{O(CANL)}$$

A.   All V_I input pulses are from 0 V to V_{IO} and supplied by a generator having the following characteristics: t_r/t_f ≤ 6 ns,
     Pulse Repetition Rate (PRR) = 250 kHz, 50% duty cycle.

Figure 15. Driver Output Symmetry Test Circuit

SN65HVDA540
SN65HVDA541

SLLS981–MAY 2009

www.ti.com

TEXAS
INSTRUMENTS

Equivalent Input and Output Schematic Diagrams

APPLICATION INFORMATION

Figure 16. Typical Application Using 3.3 V I/O voltage level

PACKAGE OPTION ADDENDUM

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN65HVDA540QDR	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A540Q
SN65HVDA540QDR.A	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A540Q

(1) Status: For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN65HVDA540 :**

• Automotive : SN65HVDA540-Q1

NOTE: Qualified Version Definitions:

● Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

.228-.244 TYP
[5.80-6.19]

PIN 1 ID AREA

A

1

.189-.197
[4.81-5.00]
NOTE 3

4

B

.150-.157
[3.81-3.98]
NOTE 4

6X .050
[1.27]

8

2X
.150
[3.81]

5

8X .012-.020
[0.31-0.51]

⊕ .010 [0.25]Ⓜ C A B

C

SEATING PLANE

△ .004 [0.1] C

4X (0°-15°)

.069 MAX
[1.75]

SEE DETAIL A

4X (0°-15°)

.005-.010 TYP
[0.13-0.25]

.010
[0.25]

0°-8°

.016-.050
[0.41-1.27]

(.041)
[1.04]

.004-.010
[0.11-0.25]

DETAIL A
TYPICAL

4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

8X (.061)
[1.55]

1

8X (.024)
[0.6]

SYMM
℄

SEE
DETAILS

8

SYMM
℄

(R.002) TYP
[0.05]

6X (.050)
[1.27]

4

5

(.213)
[5.4]

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X

METAL

SOLDER MASK
OPENING

EXPOSED
METAL

.0028 MAX
[0.07]
ALL AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
OPENING

METAL UNDER
SOLDER MASK

EXPOSED
METAL

.0028 MIN
[0.07]
ALL AROUND

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4214825/C   02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8X (.061)
[1.55]

SYMM

1

8X (.024)
[0.6]

SYMM

(R.002) TYP
[0.05]

4

5

6X (.050)
[1.27]

(.213)
[5.4]

SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER