

## HIGH-SPEED DIFFERENTIAL LINE DRIVERS AND RECEIVERS





### FEATURES

- **Low-Voltage Differential 50-Ω Line Drivers and Receivers**
- **Typical Full-Duplex Signaling Rates of 100 Mbps (See Table 1)**
- **Bus-Terminal ESD Exceeds 12 kV**
- **Operates From a Single 3.3-V Supply**
- **Low-Voltage Differential Signaling With Typical Output Voltages of 340 mV With a 50-Ω Load**
- **Valid Output With as Little as 50-mV Input Voltage Difference**
- **Propagation Delay Times**
  - Driver: 1.7 ns Typical
  - Receiver: 3.7 ns Typical
- **Power Dissipation at 200 MHz**
  - Driver: 50 mW Typical
  - Receiver: 60 mW Typical
- **LVTTTL Input Levels Are 5-V Tolerant**
- **Driver Is High Impedance When Disabled or With  $V_{CC} < 1.5$  V**
- **Receiver Has Open-Circuit Failsafe**

### DESCRIPTION

The SN65LVDM179, SN65LVDM180, SN65LVDM050, and SN65LVDM051 are differential line drivers and receivers that use low-voltage differential signaling (LVDS) to achieve high signaling rates. These circuits are similar to TIA/EIA-644 standard compliant devices (SN65LVDS) counterparts, except that the output current of the drivers is doubled. This modification provides a minimum differential output voltage magnitude of 247 mV across a 50-Ω load simulating two transmission lines in parallel. This allows having data buses with more than one driver or with two line termination resistors. The receivers detect a voltage difference of 50 mV with up to 1 V of ground potential difference between a transmitter and receiver.

The intended application of these devices and signaling techniques is point-to-point half duplex, baseband data transmission over a controlled impedance media of approximately 100 Ω characteristic impedance.

**SN65LVDM179D (Marked as DM179 or LVM179)**
**SN65LVDM179DGK (Marked as M79)**
**(TOP VIEW)**

**SN65LVDM180D (Marked as LVDM180)**
**SN65LVDM180PW (Marked as LVDM180)**
**(TOP VIEW)**

**SN65LVDM050D (Marked as LVDM050)**
**SN65LVDM050PW (Marked as LVDM050)**
**(TOP VIEW)**

**SN65LVDM051D (Marked as LVDM051)**
**SN65LVDM051PW (Marked as LVDM051)**
**(TOP VIEW)**


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## DESCRIPTION (CONTINUED)

The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application-specific characteristics.

The SN65LVDM179, SN65LVDM180, SN65LVDM050, and SN65LVDM051 are characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**Table 1. Maximum Recommended Operating Speeds**

Part Number	All Buffers Active	Rx Buffer Only	Tx Buffer Only
SN65LVDM179	150 Mbps	150 Mbps	500 Mbps
SN65LVDM180	150 Mbps	150 Mbps	500 Mbps
SN65LVDM050	100 Mbps	100 Mbps	400 Mbps
SN65LVDM051	100 Mbps	100 Mbps	400 Mbps

## AVAILABLE OPTIONS

$T_A$	PACKAGE		
	SMALL OUTLINE (D)	SMALL OUTLINE (DGK)	SMALL OUTLINE (PW)
$-40^{\circ}\text{C}$ to $85^{\circ}\text{C}$	SN65LVDM050D	—	SN65LVDM050PW
	SN65LVDM051D	—	SN65LVDM051PW
	SN65LVDM179D	SN65LVDM179DGK	—
	SN65LVDM180D	—	SN65LVDM180PW

## FUNCTION TABLES

### SN65LVDM179 RECEIVER

INPUTS	OUTPUT <sup>(1)</sup>
$V_{ID} = V_A - V_B$	R
$V_{ID} \geq 50\text{ mV}$	H
$50\text{ mV} < V_{ID} < 50\text{ mV}$	?
$V_{ID} \leq -50\text{ mV}$	L
Open	H

(1) H = high level, L = low level, ? = indeterminate

### SN65LVDM179 DRIVER

INPUT <sup>(1)</sup>	OUTPUTS <sup>(1)</sup>	
D	Y	Z
L	L	H
H	H	L
Open	L	H

(1) H = high level, L = low level

### SN65LVDM180, SN65LVDM050, and SN65LVDM051 RECEIVER

INPUTS <sup>(1)</sup>		OUTPUT <sup>(1)</sup>
$V_{ID} = V_A - V_B$	$\overline{RE}$	R
$V_{ID} \geq 50 \text{ mV}$	L	H
$50 \text{ mV} < V_{ID} < 50 \text{ mV}$	L	?
$V_{ID} \leq -50 \text{ mV}$	L	L
Open	L	H
X	H	Z


(1) H = high level, L = low level, Z = high impedance, X = don't care

### SN65LVDM180, SN65LVDM050, and SN65LVDM051 DRIVER

INPUTS <sup>(1)</sup>		OUTPUTS <sup>(1)</sup>	
D	DE	Y	Z
L	H	L	H
H	H	H	L
Open	H	L	H
X	L	Z	Z

(1) H = high level, L = low level, Z = high impedance, X = don't care

### EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		UNIT
V <sub>CC</sub>	Supply voltage range <sup>(2)</sup>	–0.5 V to 4 V
Voltage range	D, R, DE, $\overline{RE}$	–0.5 V to 6 V
	Y, Z, A, and B	–0.5 V to 4 V
Electrostatic discharge	Y, Z, A, B, and GND <sup>(3)</sup>	Class 3, A:12 kV, B:600 V
	All	Class 3, A:7 kV, B:500 V
Continuous power dissipation		See Dissipation Rating Table
Storage temperature range		–65°C to 150°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
- (3) Tested in accordance with MIL-STD-883C Method 3015.7.

## DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C <sup>(1)</sup>	T <sub>A</sub> = 85°C POWER RATING
D(8)	635 mW	5.1 mW/°C	330 mW
D(14)	987 mW	7.9 mW/°C	513 mW
D(16)	1110 mW	8.9 mW/°C	577 mW
DGK	424 mW	3.4 mW/°C	220 mW
PW (14)	736 mW	5.9 mW/°C	383 mW
PW (16)	839 mW	6.7 mW/°C	437 mW

- (1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

## RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	3	3.3	3.6	V
V <sub>O</sub>	Driver output voltage	0		2.4	V
V <sub>IH</sub>	High-level input voltage	2			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
V <sub>ID</sub>	Magnitude of differential input voltage	0.1		0.6	V
V <sub>IC</sub>	Common-mode input voltage (see Figure 6)	$\frac{ V_{ID} }{2}$ 2.4 – $\frac{ V_{ID} }{2}$			V
		V <sub>CC</sub> -0.8			
T <sub>A</sub>	Operating free-air temperature	–40		85	°C

## DEVICE ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
I <sub>CC</sub>	Supply current	SN65LVDM179	No receiver load, driver R <sub>L</sub> = 50 Ω		10	15	mA
		SN65LVDM180	Driver and receiver enabled, no receiver load, driver R <sub>L</sub> = 50 Ω		10	15	mA
			Driver enabled, receiver disabled, R <sub>L</sub> = 50 Ω		9	13	
			Driver disabled, receiver enabled, no load		1.7	5	
			Disabled		0.5	2	
		SN65LVDM050	Drivers and receivers enabled, no receiver loads, driver R <sub>L</sub> = 50 Ω		19	27	mA
			Drivers enabled, receivers disabled, R <sub>L</sub> = 50 Ω		16	24	
			Drivers disabled, receivers enabled, no loads		4	6	
			Disabled		0.5	1	
		SN65LVDM051	Drivers enabled, no receiver loads, driver R <sub>L</sub> = 50 Ω		19	27	mA
			Drivers disabled, no loads		4	6	

(1) All typical values are at 25°C and with a 3.3 V supply.

## DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OD</sub>	Differential output voltage magnitude	R <sub>L</sub> = 50 Ω, See Figure 1 and Figure 2	247	340	454	mV
Δ V <sub>OD</sub>	Change in differential output voltage magnitude between logic states		–50 <sup>(1)</sup>		50	
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage	See Figure 3	1.125	1.2	1.375	V
ΔV <sub>OC(SS)</sub>	Change in steady-state common-mode output voltage between logic states		–50		50	mV
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage			50	150	mV
I <sub>IH</sub>	High-level input current	DE	V <sub>IH</sub> = 5 V	–20	–0.5	μA
		D		2	20	
I <sub>IL</sub>	Low-level input current	DE	V <sub>IL</sub> = 0.8 V	–10	–0.5	μA
		D		2	10	
I <sub>OS</sub>	Short-circuit output current	V <sub>OY</sub> or V <sub>OZ</sub> = 0 V		7	10	mA
		V <sub>OD</sub> = 0 V		7	10	
I <sub>OZ</sub>	High-impedance output current	V <sub>O</sub> = 0 V or 2.4 V, other output at 1.2 V, DE AT 0.8 V	–47		47	μA
I <sub>O(OFF)</sub>	Power-off output current	V <sub>CC</sub> = 0 V, V <sub>O</sub> = 0 V or 2.4 V, other output at 1.2 V, DE AT 0.8 V	–47		47	μA
C <sub>IN</sub>	Input capacitance			3		pF

(1) The algebraic convention in which the least positive (most negative) value is designated minimum is used in this datasheet.

## RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub> Positive-going differential input voltage threshold	See Figure 5 and Table 2			50	mV
V <sub>IT-</sub> Negative-going differential input voltage threshold		-50			
V <sub>OH</sub> High-level output voltage	I <sub>OH</sub> = -8 mA	2.4			V
V <sub>OL</sub> Low-level output voltage	I <sub>OL</sub> = 8 mA			0.4	V
I <sub>I</sub> Input current (A or B inputs)	V <sub>I</sub> = 0	-20	-11		μA
	V <sub>I</sub> = 2.4 V		-3	-1.2	
I <sub>I(OFF)</sub> Power-off input current (A or B inputs)	V <sub>CC</sub> = 0	-20		20	μA
I <sub>IH</sub> High-level input current (enables)	V <sub>IH</sub> = 5 V			10	μA
I <sub>IL</sub> Low-level input current (enables)	V <sub>IL</sub> = 0.8 V			10	μA
I <sub>OZ</sub> High-impedance output current	V <sub>O</sub> = 0 or 5 V	-10		10	μA
C <sub>I</sub> Input capacitance			5		pF

(1) All typical values are at 25°C and with a 3.3-V supply.

## DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	R <sub>L</sub> = 50Ω, C <sub>L</sub> = 10 pF, See Figure 6		1.7	2.7	ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output			1.7	2.7	ns
t <sub>r</sub> Differential output signal rise time			0.6	1	ns
t <sub>f</sub> Differential output signal fall time			0.6	1	ns
t <sub>sk(p)</sub> Pulse skew ( t <sub>pHL</sub> - t <sub>pLH</sub>  )			250		ps
t <sub>sk(o)</sub> Channel-to-channel output skew <sup>(2)</sup>			100		ps
t <sub>sk(pp)</sub> Part-to-part skew <sup>(3)</sup>				1	ns
t <sub>PZH</sub> Propagation delay time, high-impedance-to-high-level output	See Figure 7		6	10	ns
t <sub>PZL</sub> Propagation delay time, high-impedance-to-low-level output			6	10	ns
t <sub>PHZ</sub> Propagation delay time, high-level-to-high-impedance output			4	10	ns
t <sub>PLZ</sub> Propagation delay time, low-level-to-high-impedance output			5	10	ns

(1) All typical values are at 25°C and with a 3.3-V supply.

(2) t<sub>sk(o)</sub> is the maximum delay time difference between drivers on the same device.

(3) t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

## RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 10 \text{ pF}$ , See Figure 6		3.7	4.5	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			3.7	4.5	ns
$t_{sk(p)}$	Pulse skew ( $ t_{PHL} - t_{PLH} $ )			0.1		ns
$t_{sk(o)}$	Channel-to-channel output skew			0.2		ns
$t_{sk(pp)}$	Part-to-part skew <sup>(2)</sup>				1	ns
$t_r$	Output signal rise time	$C_L = 10 \text{ pF}$ , See Figure 6		0.7	1.5	ns
$t_f$	Output signal fall time			0.9	1.5	ns
$t_{PZH}$	Propagation delay time, high-level-to-high-impedance output	See Figure 7		2.5		ns
$t_{PZL}$	Propagation delay time, low-level-to-low-impedance output			2.5		ns
$t_{PHZ}$	Propagation delay time, high-impedance-to-high-level output			7		ns
$t_{PLZ}$	Propagation delay time, low-impedance-to-high-level output			4		ns

(1) All typical values are at 25°C and with a 3.3-V supply.

(2)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

## PARAMETER MEASUREMENT INFORMATION

### DRIVER






Figure 1. Driver Voltage and Current Definitions

## PARAMETER MEASUREMENT INFORMATION (continued)



- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \leq 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width =  $10 \pm 0.2$  ns.  $C_L$  includes instrumentation and fixture capacitance within 0.06 mm of the D.U.T.

**Figure 2. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal**




- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \leq 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width =  $10 \pm 0.2$  ns.  $C_L$  includes instrumentation and fixture capacitance within 0.06 mm of the D.U.T. The measurement of  $V_{OC(PP)}$  is made on test equipment with a -3 dB bandwidth of at least 300 MHz.

**Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage**



## PARAMETER MEASUREMENT INFORMATION (continued)



- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \leq 1\ \text{ns}$ , pulse repetition rate (PRR) = 0.5 Mpps, pulse width =  $500 \pm 10\ \text{ns}$ .  $C_L$  includes instrumentation and fixture capacitance within 0.06 mm of the D.U.T.

**Figure 4. Enable and Disable Time Circuit and Definitions**

## PARAMETER MEASUREMENT INFORMATION (continued)

### RECEIVER





Figure 5. Receiver Voltage Definitions


Table 2. Receiver Minimum and Maximum Input Threshold Test Voltages

APPLIED VOLTAGES (V)		RESULTING DIFFERENTIAL INPUT VOLTAGE (mV)	RESULTING COMMON-MODE INPUT VOLTAGE (V)
$V_{IA}$	$V_{IB}$	$V_{ID}$	$V_{IC}$
1.225	1.175	50	1.2
1.175	1.225	-50	1.2
2.375	2.325	50	2.35
2.325	2.375	-50	2.35
0.05	0	50	0.05
0	0.05	-50	0.05
1.5	0.9	600	1.2
0.9	1.5	-600	1.2
2.4	1.8	600	2.1
1.8	2.4	-600	2.1
0.6	0	600	0.3
0	0.6	-600	0.3



- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \leq 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width =  $10 \pm 0.2$  ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

**Figure 6. Timing Test Circuit and Waveforms**



NOTE A: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \leq 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width =  $500 \pm 10$  ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.




Figure 7. Enable/Disable Time Test Circuit and Waveforms

## TYPICAL CHARACTERISTICS




Figure 8.




Figure 9.




Figure 10.




Figure 11.

# TYPICAL CHARACTERISTICS (continued)




Figure 12.




Figure 13.




Figure 14.





Figure 15.


## APPLICATION INFORMATION

### Equipment

- Hewlett Packard HP6624A DC power supply
- Tektronix TDS7404 Real Time Scope
- Agilent ParBERT E4832A



**Figure 16. Equipment Setup**




(a)

(b)

(c)


- Tx + Rx running at 150 Mbps; Channel 1: R, Channel 2: Y-Z
- Rx only running at 150 Mbps; Channel 1: R
- Tx only running at 500 Mbps; Channel 1: Y-Z

**Figure 17. Typical Eye Patterns SN65LVDM179: (T = 25°C; V<sub>CC</sub> = 3.6 V; PRBS = 2<sup>23</sup>-1)**




- Tx + Rx running at 150 Mbps; Channel 1: R, Channel 2: Y-Z
- Rx only running at 150 Mbps; Channel 1: R
- Tx only running at 500 Mbps; Channel 1: Y-Z

**Figure 18. Typical Eye Patterns SN65LVDM180: ( $T = 25^{\circ}\text{C}$ ;  $V_{CC} = 3.6\text{ V}$ ; PRBS =  $2^{23-1}$ )**



- All buffers running at 100 Mbps; Channel 1: R, Channel 2: 2R, Channel 3: 1Y-1Z, Channel 4: 2Y-2Z,
- Rx buffers only running at 100 Mbps; Channel 1: R, Channel 2: 2R
- Tx buffers only running at 400 Mbps; Channel 3: 1Y-1Z, Channel 4: 2Y-2Z,

**Figure 19. Typical Eye Patterns SN65LVDM050: ( $T = 25^{\circ}\text{C}$ ;  $V_{CC} = 3.6\text{ V}$ ; PRBS =  $2^{23-1}$ )**




- All buffers running at 100 Mbps; Channel 1: R, Channel 2: 2R, Channel 3: 1Y-1Z, Channel 4: 2Y-2Z,
- Rx buffers only running at 100 Mbps; Channel 1: R, Channel 2: 2R
- Tx buffers only running at 400 Mbps; Channel 3: 1Y-1Z, Channel 4: 2Y-2Z,

**Figure 20. Typical Eye Patterns SN65LVDM051: ( $T = 25^{\circ}\text{C}$ ;  $V_{CC} = 3.6\text{ V}$ ; PRBS =  $2^{23-1}$ )**



The devices are generally used as building blocks for high-speed point-to-point data transmission. Ground differences are less than 1 V with a low common-mode output and balanced interface for low noise emissions. Devices can interoperate with RS-422, PECL, and IEEE-P1596. Drivers/receivers maintain ECL speeds without the power and dual supply requirements.




**Figure 21. Data Transmission Distance Versus Rate**

## FAIL SAFE

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between  $-50$  mV and  $50$  mV and within its recommended input common-mode voltage range. TI's LVDS receiver is different; however, in the way it handles the open-input circuit situation.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver pulls each line of the signal pair to near  $V_{CC}$  through  $300$ -k $\Omega$  resistors as shown in Figure 22. The fail-safe feature uses an AND gate with input voltage thresholds at about  $2.3$  V to  $V_{CC} - 0.4$  V to detect this condition and force the output to a high-level, regardless of the differential input voltage.



**Figure 22. Open-Circuit Fail Safe of the LVDS Receiver**

It is only under these conditions that the output of the receiver is valid with less than a  $50$ -mV differential input voltage magnitude. The presence of the termination resistor,  $R_t$ , does not affect the fail-safe function as long as it is connected as shown in the figure. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.

REVISION HISTORY

Changes from Revision I (January 2009) to Revision J	Page
<ul style="list-style-type: none"><li>Changed value from 40 to -40.....</li><li>Deleted value 85 from NOM value and moved to max.....</li></ul>	<div>4</div> <div>4</div>

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">SN65LVDM050D</a>	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM050
SN65LVDM050D.B	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM050
SN65LVDM050DG4.B	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM050
<a href="#">SN65LVDM050DR</a>	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM050
SN65LVDM050DR.B	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM050
<a href="#">SN65LVDM050PW</a>	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM050
SN65LVDM050PW.B	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM050
<a href="#">SN65LVDM050PWR</a>	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM050
SN65LVDM050PWR.B	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM050
SN65LVDM050PWRG4	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM050
<a href="#">SN65LVDM051D</a>	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM051
SN65LVDM051D.B	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM051
SN65LVDM051DG4	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM051
<a href="#">SN65LVDM051DR</a>	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM051
SN65LVDM051DR.B	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM051
<a href="#">SN65LVDM051PW</a>	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM051
SN65LVDM051PW.B	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM051
<a href="#">SN65LVDM051PWR</a>	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM051
SN65LVDM051PWR.B	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM051
<a href="#">SN65LVDM179D</a>	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DM179
SN65LVDM179D.B	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DM179
SN65LVDM179DG4	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DM179
<a href="#">SN65LVDM179DGK</a>	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M79
SN65LVDM179DGK.B	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M79
<a href="#">SN65LVDM179DGKR</a>	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-1-260C-UNLIM	-40 to 85	M79
SN65LVDM179DGKR.B	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M79
<a href="#">SN65LVDM179DR</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DM179
SN65LVDM179DR.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DM179
SN65LVDM179DRG4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DM179

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">SN65LVDM180D</a>	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM180
SN65LVDM180D.B	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM180
SN65LVDM180DG4.B	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM180
<a href="#">SN65LVDM180DR</a>	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM180
SN65LVDM180DR.B	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM180
<a href="#">SN65LVDM180PW</a>	Active	Production	TSSOP (PW)   14	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM180
SN65LVDM180PW.B	Active	Production	TSSOP (PW)   14	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM180
SN65LVDM180PWG4.B	Active	Production	TSSOP (PW)   14	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM180
<a href="#">SN65LVDM180PWR</a>	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM180
SN65LVDM180PWR.B	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM180

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN65LVDM050, SN65LVDM051 :**

- Automotive : [SN65LVDM050-Q1](#), [SN65LVDM051-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDM050DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65LVDM050PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN65LVDM051DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65LVDM051PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN65LVDM179DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65LVDM179DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65LVDM179DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65LVDM180DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65LVDM180PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDM050DR	SOIC	D	16	2500	350.0	350.0	43.0
SN65LVDM050PWR	TSSOP	PW	16	2000	350.0	350.0	43.0
SN65LVDM051DR	SOIC	D	16	2500	350.0	350.0	43.0
SN65LVDM051PWR	TSSOP	PW	16	2000	350.0	350.0	43.0
SN65LVDM179DGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
SN65LVDM179DR	SOIC	D	8	2500	353.0	353.0	32.0
SN65LVDM179DR	SOIC	D	8	2500	350.0	350.0	43.0
SN65LVDM180DR	SOIC	D	14	2500	350.0	350.0	43.0
SN65LVDM180PWR	TSSOP	PW	14	2000	350.0	350.0	43.0

## TUBE



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN65LVDM050D	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDM050D.B	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDM050DG4.B	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDM050PW	PW	TSSOP	16	90	530	10.2	3600	3.5
SN65LVDM050PW.B	PW	TSSOP	16	90	530	10.2	3600	3.5
SN65LVDM051D	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDM051D.B	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDM051DG4	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDM051PW	PW	TSSOP	16	90	530	10.2	3600	3.5
SN65LVDM051PW.B	PW	TSSOP	16	90	530	10.2	3600	3.5
SN65LVDM179D	D	SOIC	8	75	507	8	3940	4.32
SN65LVDM179D	D	SOIC	8	75	505.46	6.76	3810	4
SN65LVDM179D.B	D	SOIC	8	75	507	8	3940	4.32
SN65LVDM179D.B	D	SOIC	8	75	505.46	6.76	3810	4
SN65LVDM179DG4	D	SOIC	8	75	505.46	6.76	3810	4
SN65LVDM179DG4	D	SOIC	8	75	507	8	3940	4.32
SN65LVDM180D	D	SOIC	14	50	505.46	6.76	3810	4
SN65LVDM180D.B	D	SOIC	14	50	505.46	6.76	3810	4
SN65LVDM180DG4.B	D	SOIC	14	50	505.46	6.76	3810	4
SN65LVDM180PW	PW	TSSOP	14	90	530	10.2	3600	3.5
SN65LVDM180PW.B	PW	TSSOP	14	90	530	10.2	3600	3.5
SN65LVDM180PWG4.B	PW	TSSOP	14	90	530	10.2	3600	3.5



**DGK0008A****PACKAGE OUTLINE****VSSOP - 1.1 mm max height**

SMALL OUTLINE PACKAGE



4214862/A 04/2023

**NOTES:**

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

# EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

## EXAMPLE STENCIL DESIGN

DGK0008A

<sup>TM</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

**D0014A****PACKAGE OUTLINE****SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4220718/A 09/2016

**NOTES:**


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

# EXAMPLE BOARD LAYOUT


D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
SCALE:8X



SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:8X

4220718/A 09/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



## NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- $\triangle C$  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- $\triangle D$  Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4220204/A 02/2017

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.



# EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220204/A 02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

**D0008A****PACKAGE OUTLINE****SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

**NOTES:**

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

**D0008A**

### SOIC - 1.75 mm max height

## SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



## SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



**PW0014A**

## TSSOP - 1.2 mm max height

## SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



## SOLDER MASK DETAILS

4220202/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.  
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated