

Sample &

Buy



TPS62260, TPS62261, TPS62262, TPS62263

SLVS763E -JUNE 2007-REVISED JULY 2015

TPS6226x 2.25-MHz 600-mA Step Down Converter in 2 x 2 WSON and SOT Package

Technical

Documents

1 Features

- High Efficiency Step-Down Converter
- Output Current up to 600 mA
- V_{IN} Range from 2 V to 6 V for Li-ion Batteries with Extended Voltage Range
- 2.25-MHz Fixed Frequency Operation
- Power Save Mode at Light Load Currents
- Output Voltage Accuracy in PWM Mode ±1.5%
- Typical 15-µA Quiescent Current
- 100% Duty Cycle for Lowest Dropout
- Voltage Positioning at Light Loads
- Available in a SOT (5) and 2-mm × 2-mm × 0.8mm WSON (6) Package
- Allows <1-mm Solution Height

Applications 2

- Mobile Phones, Smart Phones
- Low Power DSP Supply
- Portable Media Players
- Point-of-Load (POL) Applications

3 Description

The TPS6226x device is a highly efficient synchronous step-down DC/DC converter. The TPS6226x provides up to 600-mA output current from a single Li-Ion cell, and is ideal for battery-powered applications such as mobile phones and other portable equipment.

With an wide input voltage range of 2 V to 6 V, the device also supports two- and three-cell alkaline batteries, 3.3-V and 5-V input voltage rails.

Support &

Community

29

Tools &

Software


The TPS6226x operates at 2.25-MHz fixed-switching frequency, and enters power save mode operation at light load currents to maintain high efficiency over the entire load current range.

The power save mode is optimized for low-output voltage ripple. For low noise applications, the device can be forced into fixed frequency pulse-width modulation (PWM) mode by pulling the MODE pin high. In the shutdown mode, the current consumption is reduced to less than 1 µA. The TPS6226x allows the use of small inductors and capacitors to achieve a small solution size.

The TPS6226x operates over a free air temperature range of -40°C to 85°C. It is available in a 5-pin SOT and a 6-pin 2-mm × 2-mm WSON package.


Device Information ⁽¹⁾						
PART NUMBER PACKAGE BODY SIZE (NOM)						
TPS62260	WSON (6)	2.00 mm × 2.00 mm				
19302200	SOT (5)	2.90 mm × 1.60 mm				
TPS62261	WSON (6)	2.00 mm × 2.00 mm				
TPS62262	WSON (6)	2.00 mm × 2.00 mm				
19302202	SOT (5)	2.90 mm × 1.60 mm				
TPS62263	WSON (6)	2.00 mm × 2.00 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application Schematic

Efficiency vs Output Current



Reference E Design

2

Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Dev	ice Comparison Table 3
6	Pin	Configuration and Functions
7	Spe	cifications
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 4
	7.5	Electrical Characteristics5
	7.6	Typical Characteristics 6
8	Deta	ailed Description7
	8.1	Overview7
	8.2	Functional Block Diagram7
	8.3	Feature Description7

	8.4	Device Functional Modes	9
9	App	lication and Implementation	11
	9.1	Application Information	11
	9.2	Typical Application	11
	9.3	System Examples	19
10	Pow	er Supply Recommendations	20
11	Lay	out	20
	11.1	Layout Guidelines	20
		Layout Examples	
12	Dev	ice and Documentation Support	22
	12.1	Device Support	22
	12.2	Related Links	22
	12.3	Community Resources	<mark>22</mark>
	12.4	Trademarks	22
	12.5	Electrostatic Discharge Caution	22
	12.6	Glossary	22
13		hanical, Packaging, and Orderable	
	Infor	mation	22

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (February 2011) to Revision E

NSTRUMENTS

EXAS

www.ti.com

Page


5 Device Comparison Table

PART NUMBER	OUTPUT VOLTAGE ⁽¹⁾	PACKAGE ⁽²⁾	PACKAGE DESIGNATOR	MODE PIN	PACKAGE MARKING
		WSON (6)	DRV	Yes	BYK
TPS62260	Adjustable	SOT (5)	DDC	No, PFM/PWM auto transition	BYP
TPS62261	1.8 V fixed	WSON (6)	DRV	Yes	BYL
		WSON (6)	DRV	Yes	BYM
TPS62262	1.2 V fixed	SOT (5)	DDC	No, PFM/PWM auto transition	QXS
TPS62263	2.5 V fixed	WSON (6)	DRV	Yes	CFX

(1) Contact TI for other fixed output voltage options

(2) For the most current package and ordering information, see *Mechanical, Packaging, and Orderable Information*, or see the TI website at www.ti.com.

6 Pin Configuration and Functions



Pin Functions

	PIN		1/0	DESCRIPTION	
NAME	WSON	SOT	I/O	DESCRIPTION	
EN	4	3	IN	This is the enable pin of the device. Pulling this pin to low forces the device into shutdown mode. Pulling this pin to high enables the device. This pin must be terminated.	
FB	3	4	IN	Feedback pin for the internal regulation loop. Connect the external resistor divider to this In case of fixed output voltage option, connect this pin directly to the output capacitor	
GND	6	2	PWR	GND supply pin.	
MODE	2	_	IN	This pin is only available at WSON package option. MODE pin = High forces the device to operate in fixed frequency PWM mode. MODE pin = Low enables the power save mode with automatic transition from PFM mode to fixed frequency PWM mode.	
SW	1	5	OUT	This is the switch pin and is connected to the internal MOSFET switches. Connect the external inductor between this terminal and the output capacitor.	
VIN	5	1	PWR	V _{IN} power supply pin.	

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MAX	MIN	UNIT
V_{IN}	Input voltage ⁽²⁾	-0.3	7	
	Voltage at EN, MODE	-0.3	V _{IN} +0.3 ≤ 7	V
	Voltage on SW	-0.3	7	
	Peak output current	Intern	ally limited	А
T_{J}	Maximum operating junction temperature	-40	125	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $pins^{(2)}$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
V_{IN}	Supply voltage	2	6	V
	Output voltage range for adjustable voltage	0.6	V _{IN}	V
T _A	Operating ambient temperature	-40	85	°C
TJ	Operating junction temperature	-40	125	°C

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	TPS62260, TPS62261, TPS62262, TPS62263	TPS62260, TPS62262	UNIT
		DRV [WSON]	DDC [SOT]	
		6 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	67.8	226.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	88.5	40.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	37.2	48.8	°C/W
ΨJT	Junction-to-top characterization parameter	2.0	0.5	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	37.6	48.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	7.9	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

4



7.5 Electrical Characteristics

Over full operating ambient temperature range, typical values are at $T_A = 25^{\circ}$ C. Unless otherwise noted, specifications apply for condition $V_{IN} = EN = 3.6$ V. External components $C_{IN} = 4.7$ µF 0603, $C_{OUT} = 10$ µF 0603, L = 2.2 µH, see the parameter measurement information.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
V _{IN}	Input voltage range		2.3		6	V
		V _{IN} 2.5 V to 6 V			600	
I _{OUT}	Output current	V _{IN} 2.3 V to 2.5 V			300	mA
		V _{IN} 2 V to 2.3 V			150	
		I _{OUT} = 0 mA, PFM mode enabled (MODE = GND) device not switching		15		
Ι _Q	Operating quiescent current	I_{OUT} = 0 mA, PFM mode enabled (MODE = GND) device switching, V _{OUT} = 1.8 V, see ⁽¹⁾		18.5		μA
		I_{OUT} = 0 mA, switching with no load (MODE = V_{IN}), PWM operation, V_{OUT} = 1.8 V, V_{IN} = 3 V		3.8		mA
I _{SD}	Shutdown current	EN = GND		0.1	1	μA
UVLO	Undervoltage lockout threshold	Falling		1.85		V
0100	Ondervoltage lockout threshold	Rising		1.95		v
ENABLE, M	MODE					
V _{IH}	High level input voltage, EN, MODE	$2 V \le V_{IN} \le 6 V$	1		VIN	V
V _{IL}	Low level input voltage, EN, MODE	$2 V \le V_{IN} \le 6 V$	0		0.4	V
I _{IN}	Input bias current, EN, MODE	EN, MODE = GND or VIN		0.01	1	μA
POWER S	WITCH					
_	High side MOSFET on-resistance	V V 0.0V T 0500		240	480	0
R _{DS(on)}	Low side MOSFET on-resistance	$V_{IN} = V_{GS} = 3.6 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$		185	380	mΩ
I _{LIMF}	Forward current limit MOSFET high side and low side	V _{IN} = V _{GS} = 3.6 V	0.8	1	1.2	А
-	Thermal shutdown	Increasing junction temperature		140		
T _{SD}	Thermal shutdown hysteresis	Decreasing junction temperature		20		°C
OSCILLAT	OR					
f _{SW}	Oscillator frequency	$2 \text{ V} \leq \text{V}_{\text{IN}} \leq 6 \text{ V}$	2	2.25	2.5	MHz
OUTPUT		1				
V _{OUT}	Adjustable output voltage range		0.6		V _{IN}	V
V _{REF}	Reference voltage			600		mV
	Feedback voltage PWM mode	$\begin{array}{l} \mbox{MODE} = \mbox{V}_{IN}, \mbox{PWM} \mbox{ operation, for fixed output} \\ \mbox{voltage versions } \mbox{V}_{FB} = \mbox{V}_{OUT}, \\ \mbox{2.5 V} \leq \mbox{V}_{IN} \ \leq \mbox{6 V}, \mbox{0 mA} \ \leq \mbox{formal} \ \leq \mbox{600 mA} \ ^{(2)} \end{array}$	-1.5%	0%	1.5%	
V _{FB}	Feedback voltage PFM mode	MODE = GND, device in PFM mode, voltage positioning active ⁽¹⁾		1%		
	Load regulation	PWM mode		-0.5		%/A
t _{Start Up}	Start-up time	Time from active EN to reach 95% of V _{OUT} nominal		500		μs
t _{Ramp}	V _{OUT} ramp-up time	Time to ramp from 5% to 95% of V _{OUT}		250		μs
I _{lkg}	Leakage current into SW pin	$V_{IN} = 3.6 \text{ V}, V_{IN} = V_{OUT} = V_{SW}, \text{ EN} = \text{GND}^{(3)}$		0.1	1	μA


In PFM mode, the internal reference voltage is set to typ. 1.01 × V_{REF}. See the parameter measurement information. (1)

(2) (3) For $V_{IN} = V_{OUT} + 0.6 V$.

In fixed output voltage versions, the internal resistor divider network is disconnected from FB pin.



7.6 Typical Characteristics



6



8 Detailed Description


8.1 Overview

The TPS6226x step-down converter operates with typically 2.25-MHz fixed frequency pulse-width modulation (PWM) at moderate to heavy load currents. At light load currents, the converter can automatically enter power save mode and operate in pulse-frequency modulation (PFM) mode.

During PWM operation, the converter uses a unique fast-response voltage mode control scheme with input voltage feed-forward to achieve good line and load regulation, allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the high-side MOSFET switch is turned on. The current then flows from the input capacitor, through the high-side MOSFET switch, through the inductor, and to the output capacitor and load. During this phase, the current ramps up until the PWM comparator trips and the control logic turns off the switch. The current limit comparator also turns off the switch is exceeded. After a dead time preventing shoot-through current, the low-side MOSFET rectifier is turned on and the inductor current ramps down. The current then flows from the inductor to the output capacitor and to the load. It returns back to the inductor through the low-side MOSFET rectifier.

The next cycle is initiated by the clock signal, turning off the low-side MOSFET rectifier and turning on the highside MOSFET switch.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Dynamic Voltage Positioning

This feature reduces the voltage undershoots/overshoots at load steps from light to heavy load and vice versa. It is active in power save mode and regulates the output voltage 1% higher than the nominal value. This provides more headroom for both the voltage drop at a load step, and the voltage increase at a load throw-off.

Copyright © 2007–2015, Texas Instruments Incorporated



Feature Description (continued)




Figure 5. Power Save Mode Operation With Automatic Mode Transition

8.3.2 Undervoltage Lockout

The undervoltage lockout circuit prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery and disables the output stage of the converter. The undervoltage lockout threshold is typically 1.85 V with falling V_{IN} .

8.3.3 Mode Selection

The MODE pin allows mode selection between forced PWM mode and power save mode.

Connecting this pin to GND enables the power save mode with automatic transition between PWM and PFM mode. Pulling the MODE pin high forces the converter to operate in fixed frequency PWM mode even at light load currents. This allows simple filtering of the switching frequency for noise sensitive applications. In this mode, the efficiency is lower compared to the power save mode during light loads.

The condition of the MODE pin can be changed during operation and allows efficient power management by adjusting the operation mode of the converter to the specific system requirements.

8.3.4 Enable

The device is enabled by setting the EN pin to high. During the start up time $t_{Start Up}$ the internal circuits are settled and the soft start circuit is activated. The EN input can be used to control power sequencing in a system with various DC/DC converters. The EN pin can be connected to the output of another converter, to drive the EN pin high and getting a sequencing of supply rails. With EN = GND, the device enters shutdown mode in which all internal circuits are disabled. In fixed output voltage versions, the internal resistor divider network is then disconnected from FB pin.

8.3.5 Thermal Shutdown

As soon as the junction temperature, T_J , exceeds 140°C (typical) the device goes into thermal shutdown. In this mode, the high side and low side MOSFETs are turned off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis.

8

Copyright © 2007-2015, Texas Instruments Incorporated



8.4 Device Functional Modes

8.4.1 Soft-Start

The TPS6226x has an internal soft start circuit that controls the ramp up of the output voltage. The output voltage ramps up from 5% to 95% of its nominal value within typical 250 μ s. This limits the inrush current in the converter during ramp up and prevents possible input voltage drops when a battery or high impedance power source is used. The soft start circuit is enabled within the start up time t_{Start Up}.

8.4.2 Power Save Mode

The power save mode is enabled with MODE pin set to low level. If the load current decreases, the converter will enter power save mode operation automatically. During power save mode the converter skips switching and operates with reduced frequency in PFM mode with a minimum quiescent current to maintain high efficiency. The converter will position the output voltage typically +1% above the nominal output voltage. This voltage positioning feature minimizes voltage drops caused by a sudden load step.

The transition from PWM mode to PFM mode occurs once the inductor current in the low side MOSFET switch becomes zero, which indicates discontinuous conduction mode.

During the power save mode the output voltage is monitored with a PFM comparator. As the output voltage falls below the PFM comparator threshold of V_{OUT} nominal +1%, the device starts a PFM current pulse. The high side MOSFET switch will turn on, and the inductor current ramps up. After the on-time expires, the switch is turned off and the low side MOSFET switch is turned on until the inductor current becomes zero.

The converter effectively delivers a current to the output capacitor and the load. If the load is below the delivered current, the output voltage will rise. If the output voltage is equal to or higher than the PFM comparator threshold, the device stops switching and enters a sleep mode with typical 15-µA current consumption.

If the output voltage is still below the PFM comparator threshold, a sequence of further PFM current pulses are generated until the PFM comparator threshold is reached. The converter starts switching again once the output voltage drops below the PFM comparator threshold.

With a fast single threshold comparator, the output voltage ripple during PFM mode operation can be kept small. The PFM pulse is time controlled, which allows to modify the charge transferred to the output capacitor by the value of the inductor. The resulting PFM output voltage ripple and PFM frequency depend in first order on the size of the output capacitor and the inductor value. Increasing output capacitor values and inductor values will minimize the output ripple. The PFM frequency decreases with smaller inductor values and increases with larger values.

The PFM mode is left and PWM mode entered in case the output current can not longer be supported in PFM mode. The power save mode can be disabled through the MODE pin set to high. The converter will then operate in fixed frequency PWM mode.

8.4.3 100% Duty Cycle Low Dropout Operation

The device starts to enter 100% duty cycle mode once the input voltage comes close to the nominal output voltage. In order to maintain the output voltage, the high side MOSFET switch is turned on 100% for one or more cycles.

With further decreasing V_{IN} the high side MOSFET switch is turned on completely. In this case the converter offers a low input-to-output voltage difference. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range.

The minimum input voltage to maintain regulation depends on the load current and output voltage, and can be calculated as:

 $V_{IN}min = V_{OUT}max + I_{OUT}max \times (R_{DS(on)}max + R_L)$

where

- I_{OUT}max = Maximum output current plus inductor ripple current
- R_{DS(on)}max = Maximum P-channel switch R_{DS(on)}
- R_L = DC resistance of the inductor
- V_{OUT}max = Nominal output voltage plus maximum output voltage tolerance

(1)



Device Functional Modes (continued)

8.4.4 Short-Circuit Protection

The high side and low side MOSFET switches are short-circuit protected with maximum switch current equal to I_{LIMF} . The current in the switches is monitored by current limit comparators. Once the current in the high side MOSFET switch exceeds the threshold of its current limit comparator, it turns off and the low side MOSFET switch is activated to ramp down the current in the inductor and high side MOSFET switch. The high side MOSFET switch can only turn on again, once the current in the low side MOSFET switch has decreased below the threshold of its current limit comparator.

10



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS6226x device is a high-efficiency synchronous step-down DC/DC converter featuring power save mode or 2.25 MHz fixed frequency operation.

9.2 Typical Application




Figure 6. TPS62260DRV Adjustable 1.2-V Output

9.2.1 Design Requirements

The device operates over an input voltage range from 2 V to 6 V. The output voltage is adjustable using an external feedback divider.

9.2.2 Detailed Design Procedure

COMPONENT REFERENCE	PART NUMBER	MANUFACTURER	VALUE	
C _{IN}	GRM188R60J475K	Murata	4.7 µF, 6.3 V. X5R Ceramic	
C _{OUT}	GRM188R60J106M	Murata	10 µF, 6.3 V. X5R Ceramic	
C ₁		Murata	22 pF, COG Ceramic	
L ₁	LPS3015	Coilcraft	2.2 μH, 110 mΩ	
R ₁ , R ₂	Values depending on the programmed output voltage			

Table 1. List of Components

9.2.2.1 Output Voltage Setting

The output voltage can be calculated to:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_1}{R_2}\right)$$
 with an internal reference voltage V_{REF} typical 0.6 V.

To minimize the current through the feedback divider network, R₂ should be 180 k Ω or 360 k Ω . The sum of R₁ and R₂ should not exceed ~1 M Ω , to keep the network robust against noise.

An external feed forward capacitor C_1 is required for optimum load transient response. The value of C_1 should be in the range between 22 pF and 33 pF.

Copyright © 2007-2015, Texas Instruments Incorporated

Route the FB line away from noise sources, such as the inductor or the SW line.

9.2.2.2 Output Filter Design (Inductor and Output Capacitor)

www.ti.com

The TPS6226x is designed to operate with inductors in the range of 1.5 µH to 4.7 µH and with output capacitors in the range of 4.7 µF to 22 µF. The part is optimized for operation with a 2.2-µH inductor and 10-µF output capacitor.

Larger or smaller inductor values can be used to optimize the performance of the device for specific operation conditions. For stable operation, the L and C values of the output filter may not fall below 1-µH effective inductance and 3.5-µF effective capacitance.

Selecting larger capacitors is less critical because the corner frequency of the L-C filter moves to lower frequencies with fewer stability problems.

9.2.2.2.1 Inductor Selection

The inductor value has a direct effect on the ripple current. The selected inductor has to be rated for its DC resistance and saturation current. The inductor ripple current (ΔI_{l}) decreases with higher inductance and increases with higher V_{IN} or V_{OUT}.

The inductor selection also has an impact on the output voltage ripple in the PFM mode. Higher inductor values will lead to lower output voltage ripple and higher PFM frequency, lower inductor values will lead to a higher output voltage ripple but lower PFM frequency.

Equation 2 calculates the maximum inductor current in PWM mode under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 3. This is recommended because during heavy load transient the inductor current will rise above the calculated value.

$$\Delta I_{L} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f}$$

where

f = Switching frequency (2.25-MHz typical)

L = Inductor value

 ΔI_{L} = Peak-to-peak inductor ripple current

$$I_{L} max = I_{OUT} max + \frac{\Delta I_{L}}{2}$$

where

- ΔI_{L} = Peak-to-peak inductor ripple current
- I_{Lmax} = Maximum inductor current

. .

(3)

(2)

A more conservative approach is to select the inductor current rating just for the maximum switch current limit ILIME of the converter.

Accepting larger values of ripple current allows the use of lower inductance values, but results in higher output voltage ripple, greater core losses, and lower output current capability.

The total losses of the coil have a strong impact on the efficiency of the DC/DC conversion and consist of both the losses in the dc resistance ($R_{(DC)}$) and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses



(4)

DIMENSIONS [mm ³]	Inductance µH	INDUCTOR TYPE	SUPPLIER
2.5 × 2.0 × 1.0 max	2.0	MIPS2520D2R2	FDK
2.5 × 2.0 ×1.2 max	2.0	MIPSA2520D2R2	FDK
2.5 × 2.0 × 1.0 max	2.2	KSLI-252010AG2R2	Htachi Metals
2.5 ×2.0 × 1.2 max	2.2	LQM2HPN2R2MJ0L	Murata
3 × 3 × 1.5 max	2.2	LPS3015 2R2	Coilcraft

Table 2. List of Inductors

9.2.2.2.2 Output Capacitor Selection

The advanced fast-response voltage mode control scheme of the TPS6226x allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies.

At nominal load current, the device operates in PWM mode and the RMS ripple current is calculated as:

$$I_{\text{RMSC}_{\text{OUT}}} = V_{\text{OUT}} \times \frac{1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}$$

At nominal load current, the device operates in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta V_{OUT} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \times \left(\frac{1}{8 \times C_{OUT} \times f} + ESR\right)$$
(5)

At light load currents, the converter operates in power save mode and the output voltage ripple is dependent on the output capacitor and inductor value. Larger output capacitor and inductor values minimize the voltage ripple in PFM mode and tighten DC output accuracy in PFM mode.

9.2.2.2.3 Input Capacitor Selection

An input capacitor is required for best input voltage filtering, and minimizing the interference with other circuits caused by high input voltage spikes. For most applications, a $4.7-\mu$ F to $10-\mu$ F ceramic capacitor is recommended. Because ceramic capacitor loses up to 80% of its initial capacitance at 5 V, it is recommended that $10-\mu$ F input capacitors be used for input voltages >4.5 V. The input capacitor can be increased without any limit for better input voltage filtering. Take care when using only small ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output or V_{IN} step on the input can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part by exceeding the maximum ratings.

CAPACITANCE	TYPE	SIZE	SUPPLIER
4.7 µF	GRM188R60J475K	$0603 \ 1.6 \times 0.8 \times 0.8 \ \text{mm}^3$	Murata
10 µF	GRM188R60J106M69D	0603 1.6 × 0.8 × 0.8 mm ³	Murata

Table 3. List of Capacitors


Table 1 shows the list of components for the *Application Curves*.



TPS62260, TPS62261, TPS62262, TPS62263 SLVS763E – JUNE 2007–REVISED JULY 2015

www.ti.com


9.2.3 Application Curves





TPS62260, TPS62261, TPS62262, TPS62263


SLVS763E - JUNE 2007 - REVISED JULY 2015





TPS62260, TPS62261, TPS62262, TPS62263


SLVS763E – JUNE 2007 – REVISED JULY 2015





TPS62260, TPS62261, TPS62262, TPS62263


SLVS763E – JUNE 2007 – REVISED JULY 2015





TPS62260, TPS62261, TPS62262, TPS62263

SLVS763E – JUNE 2007 – REVISED JULY 2015



Copyright © 2007-2015, Texas Instruments Incorporated



9.3 System Examples

9.3.1 TPS62260, Adjustable 1.5-V Output




Figure 35. TPS62260 Adjustable 1.5-V Output

9.3.2 TPS62262, Fixed 1.2-V Output




Figure 36. TPS62262 Fixed 1.2-V Output

9.3.3 TPS62261, Fixed 1.8-V Output




Figure 37. TPS62261 Fixed 1.8-V Output



10 Power Supply Recommendations

The TPS6226x device has no special requirements for its input power supply. The input power supply output current must be rated according to the supply voltage, output voltage, and output current of the TPS6226x.

11 Layout

11.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulator could show poor line and/or load regulation, and additional stability issues as well as EMI problems. It is critical to provide a low inductance, impedance ground path. Therefore, use wide and short traces for the main current paths. The input capacitor should be placed as close as possible to the IC pins as well as the inductor and output capacitor.

Connect the GND pin of the device to the PowerPAD[™] land of the PCB and use this pad as a star point. Use a common power GND node and a different node for the signal GND to minimize the effects of ground noise. Connect these ground nodes together to the PowerPAD land (star point) underneath the IC. Keep the common path to the GND pin, which returns the small signal components and the high current of the output capacitors as short as possible to avoid ground noise. The FB line should be connected right to the output capacitor and routed away from noisy components and traces (for example, the SW line).

11.2 Layout Examples




Figure 38. Suggested Layout for Fixed Output Voltage Options

Copyright © 2007-2015, Texas Instruments Incorporated



21

Layout Examples (continued)




Figure 39. Suggested Layout for Adjustable Output Voltage Version

TEXAS INSTRUMENTS

www.ti.com

12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS62260	Click here	Click here	Click here	Click here	Click here
TPS62261	Click here	Click here	Click here	Click here	Click here
TPS62262	Click here	Click here	Click here	Click here	Click here
TPS62263	Click here	Click here	Click here	Click here	Click here

Table 4. Related Links

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

22 Submit Documentation Feedback

Copyright © 2007–2015, Texas Instruments Incorporated

Product Folder Links: TPS62260 TPS62261 TPS62262 TPS62263



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS62260DDCR	Active	Production	SOT-23- THIN (DDC) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BYP
TPS62260DDCT	Active	Production	SOT-23- THIN (DDC) 5	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BYP
TPS62260DRVR	Active	Production	WSON (DRV) 6	3000 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	BYK
TPS62260DRVT	Active	Production	WSON (DRV) 6	250 SMALL T&R	Yes	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	BYK
TPS62261DRVR	Active	Production	WSON (DRV) 6	3000 LARGE T&R	Yes	Call TI Nipdau Nipdau	Level-1-260C-UNLIM	-40 to 85	BYL
TPS62261DRVT	Active	Production	WSON (DRV) 6	250 SMALL T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BYL
TPS62262DDCR	Active	Production	SOT-23- THIN (DDC) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	QXS
TPS62262DDCT	Active	Production	SOT-23- THIN (DDC) 5	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	QXS
TPS62262DRVR	Active	Production	WSON (DRV) 6	3000 LARGE T&R	Yes	Call TI Nipdauag Nipdau	Level-1-260C-UNLIM	-40 to 85	BYM
TPS62262DRVT	Active	Production	WSON (DRV) 6	250 SMALL T&R	Yes	Call TI Nipdauag Nipdau	Level-1-260C-UNLIM	-40 to 85	BYM
TPS62263DRVR	Active	Production	WSON (DRV) 6	3000 LARGE T&R	Yes	Call TI Nipdau Nipdau	Level-1-260C-UNLIM	-40 to 85	CFX
TPS62263DRVT	Active	Production	WSON (DRV) 6	250 SMALL T&R	Yes	Call TI Nipdau Nipdau	Level-1-260C-UNLIM	-40 to 85	CFX

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS62260, TPS62261, TPS62262, TPS62263 :

• Automotive : TPS62260-Q1, TPS62261-Q1, TPS62262-Q1, TPS62263-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina	al											
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62260DDCR	SOT-23- THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS62260DDCT	SOT-23- THIN	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS62261DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS62261DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS62262DDCR	SOT-23- THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS62262DDCT	SOT-23- THIN	DDC	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS62262DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS62263DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS62263DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2



PACKAGE MATERIALS INFORMATION

21-Mar-2025



All ulmensions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62260DDCR	SOT-23-THIN	DDC	5	3000	200.0	183.0	25.0
TPS62260DDCT	SOT-23-THIN	DDC	5	250	200.0	183.0	25.0
TPS62261DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS62261DRVT	WSON	DRV	6	250	210.0	185.0	35.0
TPS62262DDCR	SOT-23-THIN	DDC	5	3000	200.0	183.0	25.0
TPS62262DDCT	SOT-23-THIN	DDC	5	250	200.0	183.0	25.0
TPS62262DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS62263DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS62263DRVT	WSON	DRV	6	250	210.0	185.0	35.0


DDC0005A



PACKAGE OUTLINE

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-193.

- 4. Support pin may differ or may not be present.




DDC0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DDC0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)



^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 7. Board assembly site may have different recommendations for stencil design.

DRV 6

GENERIC PACKAGE VIEW

WSON - 0.8 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



DRV0006A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



DRV0006A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature

number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



DRV0006A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




DRV0006D



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



DRV0006D

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



DRV0006D

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated